• Home
  • History
  • Annotate
  • Line#
  • Navigate
  • Raw
  • Download
  • only in /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/drivers/staging/octeon/
1/***********************license start***************
2 * Author: Cavium Networks
3 *
4 * Contact: support@caviumnetworks.com
5 * This file is part of the OCTEON SDK
6 *
7 * Copyright (c) 2003-2008 Cavium Networks
8 *
9 * This file is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License, Version 2, as
11 * published by the Free Software Foundation.
12 *
13 * This file is distributed in the hope that it will be useful, but
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
15 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
16 * NONINFRINGEMENT.  See the GNU General Public License for more
17 * details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this file; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22 * or visit http://www.gnu.org/licenses/.
23 *
24 * This file may also be available under a different license from Cavium.
25 * Contact Cavium Networks for more information
26 ***********************license end**************************************/
27
28#ifndef __CVMX_STXX_DEFS_H__
29#define __CVMX_STXX_DEFS_H__
30
31#define CVMX_STXX_ARB_CTL(block_id) \
32	 CVMX_ADD_IO_SEG(0x0001180090000608ull + (((block_id) & 1) * 0x8000000ull))
33#define CVMX_STXX_BCKPRS_CNT(block_id) \
34	 CVMX_ADD_IO_SEG(0x0001180090000688ull + (((block_id) & 1) * 0x8000000ull))
35#define CVMX_STXX_COM_CTL(block_id) \
36	 CVMX_ADD_IO_SEG(0x0001180090000600ull + (((block_id) & 1) * 0x8000000ull))
37#define CVMX_STXX_DIP_CNT(block_id) \
38	 CVMX_ADD_IO_SEG(0x0001180090000690ull + (((block_id) & 1) * 0x8000000ull))
39#define CVMX_STXX_IGN_CAL(block_id) \
40	 CVMX_ADD_IO_SEG(0x0001180090000610ull + (((block_id) & 1) * 0x8000000ull))
41#define CVMX_STXX_INT_MSK(block_id) \
42	 CVMX_ADD_IO_SEG(0x00011800900006A0ull + (((block_id) & 1) * 0x8000000ull))
43#define CVMX_STXX_INT_REG(block_id) \
44	 CVMX_ADD_IO_SEG(0x0001180090000698ull + (((block_id) & 1) * 0x8000000ull))
45#define CVMX_STXX_INT_SYNC(block_id) \
46	 CVMX_ADD_IO_SEG(0x00011800900006A8ull + (((block_id) & 1) * 0x8000000ull))
47#define CVMX_STXX_MIN_BST(block_id) \
48	 CVMX_ADD_IO_SEG(0x0001180090000618ull + (((block_id) & 1) * 0x8000000ull))
49#define CVMX_STXX_SPI4_CALX(offset, block_id) \
50	 CVMX_ADD_IO_SEG(0x0001180090000400ull + (((offset) & 31) * 8) + (((block_id) & 1) * 0x8000000ull))
51#define CVMX_STXX_SPI4_DAT(block_id) \
52	 CVMX_ADD_IO_SEG(0x0001180090000628ull + (((block_id) & 1) * 0x8000000ull))
53#define CVMX_STXX_SPI4_STAT(block_id) \
54	 CVMX_ADD_IO_SEG(0x0001180090000630ull + (((block_id) & 1) * 0x8000000ull))
55#define CVMX_STXX_STAT_BYTES_HI(block_id) \
56	 CVMX_ADD_IO_SEG(0x0001180090000648ull + (((block_id) & 1) * 0x8000000ull))
57#define CVMX_STXX_STAT_BYTES_LO(block_id) \
58	 CVMX_ADD_IO_SEG(0x0001180090000680ull + (((block_id) & 1) * 0x8000000ull))
59#define CVMX_STXX_STAT_CTL(block_id) \
60	 CVMX_ADD_IO_SEG(0x0001180090000638ull + (((block_id) & 1) * 0x8000000ull))
61#define CVMX_STXX_STAT_PKT_XMT(block_id) \
62	 CVMX_ADD_IO_SEG(0x0001180090000640ull + (((block_id) & 1) * 0x8000000ull))
63
64union cvmx_stxx_arb_ctl {
65	uint64_t u64;
66	struct cvmx_stxx_arb_ctl_s {
67		uint64_t reserved_6_63:58;
68		uint64_t mintrn:1;
69		uint64_t reserved_4_4:1;
70		uint64_t igntpa:1;
71		uint64_t reserved_0_2:3;
72	} s;
73	struct cvmx_stxx_arb_ctl_s cn38xx;
74	struct cvmx_stxx_arb_ctl_s cn38xxp2;
75	struct cvmx_stxx_arb_ctl_s cn58xx;
76	struct cvmx_stxx_arb_ctl_s cn58xxp1;
77};
78
79union cvmx_stxx_bckprs_cnt {
80	uint64_t u64;
81	struct cvmx_stxx_bckprs_cnt_s {
82		uint64_t reserved_32_63:32;
83		uint64_t cnt:32;
84	} s;
85	struct cvmx_stxx_bckprs_cnt_s cn38xx;
86	struct cvmx_stxx_bckprs_cnt_s cn38xxp2;
87	struct cvmx_stxx_bckprs_cnt_s cn58xx;
88	struct cvmx_stxx_bckprs_cnt_s cn58xxp1;
89};
90
91union cvmx_stxx_com_ctl {
92	uint64_t u64;
93	struct cvmx_stxx_com_ctl_s {
94		uint64_t reserved_4_63:60;
95		uint64_t st_en:1;
96		uint64_t reserved_1_2:2;
97		uint64_t inf_en:1;
98	} s;
99	struct cvmx_stxx_com_ctl_s cn38xx;
100	struct cvmx_stxx_com_ctl_s cn38xxp2;
101	struct cvmx_stxx_com_ctl_s cn58xx;
102	struct cvmx_stxx_com_ctl_s cn58xxp1;
103};
104
105union cvmx_stxx_dip_cnt {
106	uint64_t u64;
107	struct cvmx_stxx_dip_cnt_s {
108		uint64_t reserved_8_63:56;
109		uint64_t frmmax:4;
110		uint64_t dipmax:4;
111	} s;
112	struct cvmx_stxx_dip_cnt_s cn38xx;
113	struct cvmx_stxx_dip_cnt_s cn38xxp2;
114	struct cvmx_stxx_dip_cnt_s cn58xx;
115	struct cvmx_stxx_dip_cnt_s cn58xxp1;
116};
117
118union cvmx_stxx_ign_cal {
119	uint64_t u64;
120	struct cvmx_stxx_ign_cal_s {
121		uint64_t reserved_16_63:48;
122		uint64_t igntpa:16;
123	} s;
124	struct cvmx_stxx_ign_cal_s cn38xx;
125	struct cvmx_stxx_ign_cal_s cn38xxp2;
126	struct cvmx_stxx_ign_cal_s cn58xx;
127	struct cvmx_stxx_ign_cal_s cn58xxp1;
128};
129
130union cvmx_stxx_int_msk {
131	uint64_t u64;
132	struct cvmx_stxx_int_msk_s {
133		uint64_t reserved_8_63:56;
134		uint64_t frmerr:1;
135		uint64_t unxfrm:1;
136		uint64_t nosync:1;
137		uint64_t diperr:1;
138		uint64_t datovr:1;
139		uint64_t ovrbst:1;
140		uint64_t calpar1:1;
141		uint64_t calpar0:1;
142	} s;
143	struct cvmx_stxx_int_msk_s cn38xx;
144	struct cvmx_stxx_int_msk_s cn38xxp2;
145	struct cvmx_stxx_int_msk_s cn58xx;
146	struct cvmx_stxx_int_msk_s cn58xxp1;
147};
148
149union cvmx_stxx_int_reg {
150	uint64_t u64;
151	struct cvmx_stxx_int_reg_s {
152		uint64_t reserved_9_63:55;
153		uint64_t syncerr:1;
154		uint64_t frmerr:1;
155		uint64_t unxfrm:1;
156		uint64_t nosync:1;
157		uint64_t diperr:1;
158		uint64_t datovr:1;
159		uint64_t ovrbst:1;
160		uint64_t calpar1:1;
161		uint64_t calpar0:1;
162	} s;
163	struct cvmx_stxx_int_reg_s cn38xx;
164	struct cvmx_stxx_int_reg_s cn38xxp2;
165	struct cvmx_stxx_int_reg_s cn58xx;
166	struct cvmx_stxx_int_reg_s cn58xxp1;
167};
168
169union cvmx_stxx_int_sync {
170	uint64_t u64;
171	struct cvmx_stxx_int_sync_s {
172		uint64_t reserved_8_63:56;
173		uint64_t frmerr:1;
174		uint64_t unxfrm:1;
175		uint64_t nosync:1;
176		uint64_t diperr:1;
177		uint64_t datovr:1;
178		uint64_t ovrbst:1;
179		uint64_t calpar1:1;
180		uint64_t calpar0:1;
181	} s;
182	struct cvmx_stxx_int_sync_s cn38xx;
183	struct cvmx_stxx_int_sync_s cn38xxp2;
184	struct cvmx_stxx_int_sync_s cn58xx;
185	struct cvmx_stxx_int_sync_s cn58xxp1;
186};
187
188union cvmx_stxx_min_bst {
189	uint64_t u64;
190	struct cvmx_stxx_min_bst_s {
191		uint64_t reserved_9_63:55;
192		uint64_t minb:9;
193	} s;
194	struct cvmx_stxx_min_bst_s cn38xx;
195	struct cvmx_stxx_min_bst_s cn38xxp2;
196	struct cvmx_stxx_min_bst_s cn58xx;
197	struct cvmx_stxx_min_bst_s cn58xxp1;
198};
199
200union cvmx_stxx_spi4_calx {
201	uint64_t u64;
202	struct cvmx_stxx_spi4_calx_s {
203		uint64_t reserved_17_63:47;
204		uint64_t oddpar:1;
205		uint64_t prt3:4;
206		uint64_t prt2:4;
207		uint64_t prt1:4;
208		uint64_t prt0:4;
209	} s;
210	struct cvmx_stxx_spi4_calx_s cn38xx;
211	struct cvmx_stxx_spi4_calx_s cn38xxp2;
212	struct cvmx_stxx_spi4_calx_s cn58xx;
213	struct cvmx_stxx_spi4_calx_s cn58xxp1;
214};
215
216union cvmx_stxx_spi4_dat {
217	uint64_t u64;
218	struct cvmx_stxx_spi4_dat_s {
219		uint64_t reserved_32_63:32;
220		uint64_t alpha:16;
221		uint64_t max_t:16;
222	} s;
223	struct cvmx_stxx_spi4_dat_s cn38xx;
224	struct cvmx_stxx_spi4_dat_s cn38xxp2;
225	struct cvmx_stxx_spi4_dat_s cn58xx;
226	struct cvmx_stxx_spi4_dat_s cn58xxp1;
227};
228
229union cvmx_stxx_spi4_stat {
230	uint64_t u64;
231	struct cvmx_stxx_spi4_stat_s {
232		uint64_t reserved_16_63:48;
233		uint64_t m:8;
234		uint64_t reserved_7_7:1;
235		uint64_t len:7;
236	} s;
237	struct cvmx_stxx_spi4_stat_s cn38xx;
238	struct cvmx_stxx_spi4_stat_s cn38xxp2;
239	struct cvmx_stxx_spi4_stat_s cn58xx;
240	struct cvmx_stxx_spi4_stat_s cn58xxp1;
241};
242
243union cvmx_stxx_stat_bytes_hi {
244	uint64_t u64;
245	struct cvmx_stxx_stat_bytes_hi_s {
246		uint64_t reserved_32_63:32;
247		uint64_t cnt:32;
248	} s;
249	struct cvmx_stxx_stat_bytes_hi_s cn38xx;
250	struct cvmx_stxx_stat_bytes_hi_s cn38xxp2;
251	struct cvmx_stxx_stat_bytes_hi_s cn58xx;
252	struct cvmx_stxx_stat_bytes_hi_s cn58xxp1;
253};
254
255union cvmx_stxx_stat_bytes_lo {
256	uint64_t u64;
257	struct cvmx_stxx_stat_bytes_lo_s {
258		uint64_t reserved_32_63:32;
259		uint64_t cnt:32;
260	} s;
261	struct cvmx_stxx_stat_bytes_lo_s cn38xx;
262	struct cvmx_stxx_stat_bytes_lo_s cn38xxp2;
263	struct cvmx_stxx_stat_bytes_lo_s cn58xx;
264	struct cvmx_stxx_stat_bytes_lo_s cn58xxp1;
265};
266
267union cvmx_stxx_stat_ctl {
268	uint64_t u64;
269	struct cvmx_stxx_stat_ctl_s {
270		uint64_t reserved_5_63:59;
271		uint64_t clr:1;
272		uint64_t bckprs:4;
273	} s;
274	struct cvmx_stxx_stat_ctl_s cn38xx;
275	struct cvmx_stxx_stat_ctl_s cn38xxp2;
276	struct cvmx_stxx_stat_ctl_s cn58xx;
277	struct cvmx_stxx_stat_ctl_s cn58xxp1;
278};
279
280union cvmx_stxx_stat_pkt_xmt {
281	uint64_t u64;
282	struct cvmx_stxx_stat_pkt_xmt_s {
283		uint64_t reserved_32_63:32;
284		uint64_t cnt:32;
285	} s;
286	struct cvmx_stxx_stat_pkt_xmt_s cn38xx;
287	struct cvmx_stxx_stat_pkt_xmt_s cn38xxp2;
288	struct cvmx_stxx_stat_pkt_xmt_s cn58xx;
289	struct cvmx_stxx_stat_pkt_xmt_s cn58xxp1;
290};
291
292#endif
293