Searched refs:CLK_TOP_MSDC30_2_SEL (Results 1 - 15 of 15) sorted by relevance
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
H A D | mediatek,mt6795-clk.h | 106 #define CLK_TOP_MSDC30_2_SEL 95 macro
|
H A D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
H A D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
H A D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
H A D | mt8192-clk.h | 38 #define CLK_TOP_MSDC30_2_SEL 26 macro
|
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 114 #define CLK_TOP_MSDC30_2_SEL 100 macro
|
/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt7623.c | 527 MUX_GATE(CLK_TOP_MSDC30_2_SEL, msdc30_parents, 0x70, 8, 3, 15), 663 GATE_PERI0(CLK_PERI_MSDC30_2, CLK_TOP_MSDC30_2_SEL, 15),
|
Completed in 173 milliseconds