Searched refs:CLK_TOP_DSPPLL (Results 1 - 19 of 19) sorted by relevance
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mt8512-clk.h | 62 #define CLK_TOP_DSPPLL 51 macro
|
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt8512.c | 126 FACTOR0(CLK_TOP_DSPPLL, CLK_APMIXED_DSPPLL, 1, 1), 145 CLK_TOP_DSPPLL, 256 CLK_TOP_DSPPLL 302 CLK_TOP_DSPPLL, 363 CLK_TOP_DSPPLL, 396 CLK_TOP_DSPPLL,
|
H A D | clk-mt8365.c | 129 PLL_FACTOR(CLK_TOP_DSPPLL, "dsppll_ck", CLK_APMIXED_DSPPLL, 1, 1), 354 CLK_TOP_DSPPLL,
|
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 65 #define CLK_TOP_DSPPLL 55 macro
|
Completed in 175 milliseconds