Searched refs:mmCNVC_CFG5_PRE_CSC_B_C31_C32_BASE_IDX (Results 1 - 1 of 1) sorted by relevance
| /openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/ | ||
| H A D | dcn_3_0_0_offset.h | 7362 #define mmCNVC_CFG5_PRE_CSC_B_C31_C32_BASE_IDX 2 macro [all...] |
Completed in 307 milliseconds