Searched refs:VGA_RENDER_CONTROL (Results 1 - 10 of 10) sorted by relevance
/openbsd-current/sys/dev/pci/drm/radeon/ |
H A D | avivod.h | 59 #define VGA_RENDER_CONTROL 0x0300 macro
|
H A D | evergreen.c | 2673 save->vga_render_control = RREG32(VGA_RENDER_CONTROL); 2677 WREG32(VGA_RENDER_CONTROL, 0); 2848 WREG32(VGA_RENDER_CONTROL, save->vga_render_control);
|
/openbsd-current/sys/dev/pci/drm/amd/amdgpu/ |
H A D | amdgpu_si.c | 1271 vga_render_control = RREG32(VGA_RENDER_CONTROL); 1285 WREG32(VGA_RENDER_CONTROL, 1297 WREG32(VGA_RENDER_CONTROL, vga_render_control);
|
H A D | sid.h | 2008 #define VGA_RENDER_CONTROL 0xC0 macro 2344 #define VGA_RENDER_CONTROL 0xC0 macro
|
H A D | gmc_v7_0.c | 280 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
H A D | gmc_v9_0.c | 2347 WREG32_FIELD15(DCE, 0, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
H A D | gmc_v8_0.c | 454 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
H A D | dce_v11_0.c | 478 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); 480 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
H A D | dce_v10_0.c | 456 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); 458 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
H A D | dce_v8_0.c | 393 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); 395 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0);
|
Completed in 236 milliseconds