Searched refs:GMAC_IRQ_MSK (Results 1 - 2 of 2) sorted by relevance

/opensolaris-onvv-gate/usr/src/uts/common/io/yge/
H A Dyge.h568 #define GMAC_IRQ_MSK 0x0f0c /* 8 bit GMAC Interrupt Mask Reg */ macro
1798 /* GMAC_IRQ_MSK 8 bit GMAC Interrupt Mask Reg (YUKON only) */
H A Dyge.c368 CSR_WRITE_1(dev, MR_ADDR(port->p_port, GMAC_IRQ_MSK),
2762 CSR_WRITE_1(dev, MR_ADDR(pnum, GMAC_IRQ_MSK), 0);

Completed in 121 milliseconds