Searched refs:ixCG_DCLK_STATUS (Results 1 - 8 of 8) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_d.h40 #define ixCG_DCLK_STATUS 0xc05000a0 macro
H A Dsmu_7_1_3_d.h41 #define ixCG_DCLK_STATUS 0xc05000a0 macro
H A Dsmu_7_1_2_d.h40 #define ixCG_DCLK_STATUS 0xc05000a0 macro
H A Dsmu_7_1_0_d.h40 #define ixCG_DCLK_STATUS 0xc05000a0 macro
H A Dsmu_7_0_1_d.h40 #define ixCG_DCLK_STATUS 0xc05000a0 macro
H A Dsmu_7_1_1_d.h40 #define ixCG_DCLK_STATUS 0xc05000a0 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_vi.c853 r = vi_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);
H A Damdgpu_cik.c1421 r = cik_set_uvd_clock(adev, dclk, ixCG_DCLK_CNTL, ixCG_DCLK_STATUS);

Completed in 674 milliseconds