/linux-master/arch/sparc/include/asm/ |
H A D | psr.h | 3 * psr.h: This file holds the macros for masking off various parts of 14 #include <uapi/asm/psr.h> 18 /* Get the %psr register. */ 21 unsigned int psr; local 23 "rd %%psr, %0\n\t" 27 : "=r" (psr) 31 return psr; 37 "wr %0, 0x0, %%psr\n\t" 47 * enable bit is set in the %psr when you execute this or you will
|
H A D | head_32.h | 7 #define WRITE_PAUSE nop; nop; nop; /* Have to do this after %wim/%psr chg */ 13 rd %psr, %l0; b label; rd %wim, %l3; nop; 16 #define SRMMU_TFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 1, %l7; 17 #define SRMMU_DFAULT rd %psr, %l0; rd %wim, %l3; b srmmu_fault; mov 0, %l7; 21 rd %psr, %l0; mov num, %l7; b bad_trap_handler; rd %wim, %l3; 38 rd %psr, %l0; 42 rd %psr,%l0; \ 50 rd %psr,%l0; \ 59 b getcc_trap_handler; rd %psr, %l0; nop; nop; 63 b setcc_trap_handler; rd %psr, [all...] |
H A D | irqflags_32.h | 17 #include <asm/psr.h> 27 asm volatile("rd %%psr, %0" : "=r" (flags));
|
H A D | processor_32.h | 10 #include <asm/psr.h> 61 regs->psr = (regs->psr & (PSR_CWP)) | PSR_S;
|
H A D | syscall.h | 43 return (regs->psr & PSR_C) ? true : false; 47 regs->psr |= PSR_C; 51 regs->psr &= ~PSR_C;
|
H A D | switch_to_32.h | 24 (prv)->thread.kregs->psr &= ~PSR_EF; \ 34 (nxt)->thread.kregs->psr&=~PSR_EF; \ 66 "rd %%psr, %%g4\n\t" \ 69 "wr %%g4, 0x20, %%psr\n\t" \ 77 "wr %%g4, 0x20, %%psr\n\t" \ 85 "wr %%g4, 0x0, %%psr\n\t" \
|
H A D | ptrace.h | 124 return (regs->psr & PSR_SYSCALL); 129 return (regs->psr &= ~PSR_SYSCALL); 143 #define user_mode(regs) (!((regs)->psr & PSR_PS))
|
H A D | sigcontext.h | 40 unsigned int psr; member in struct:__anon1166::__anon1167
|
/linux-master/arch/sparc/include/uapi/asm/ |
H A D | psrcompat.h | 38 static inline unsigned long psr_to_tstate_icc(unsigned int psr) argument 40 unsigned long tstate = ((unsigned long)(psr & PSR_ICC)) << 12; 41 if ((psr & (PSR_VERS|PSR_IMPL)) == PSR_V8PLUS) 42 tstate |= ((unsigned long)(psr & PSR_XCC)) << 20;
|
/linux-master/arch/powerpc/platforms/powernv/ |
H A D | opal-psr.c | 8 #define pr_fmt(fmt) "opal-psr: " fmt 30 int psr, ret, token; local 43 (u32 *)__pa(&psr)); 54 ret = sprintf(buf, "%u\n", be32_to_cpu(psr)); 60 ret = sprintf(buf, "%u\n", be32_to_cpu(psr)); 80 int psr, ret, token; local 82 ret = kstrtoint(buf, 0, &psr); 96 ret = opal_set_power_shift_ratio(psr_attr->handle, token, psr); 125 struct device_node *psr, *node; local 128 psr [all...] |
/linux-master/drivers/gpu/drm/i915/display/ |
H A D | intel_psr.c | 192 #define CAN_PSR(intel_dp) ((intel_dp)->psr.sink_support && \ 193 (intel_dp)->psr.source_support) 209 switch (intel_dp->psr.debug & I915_PSR_DEBUG_MODE_MASK) { 212 return connector->panel.vbt.psr.enable; 225 switch (intel_dp->psr.debug & I915_PSR_DEBUG_MODE_MASK) { 241 EDP_PSR_ERROR(intel_dp->psr.transcoder); 249 EDP_PSR_POST_EXIT(intel_dp->psr.transcoder); 257 EDP_PSR_PRE_ENTRY(intel_dp->psr.transcoder); 265 EDP_PSR_MASK(intel_dp->psr.transcoder); 343 enum transcoder cpu_transcoder = intel_dp->psr 855 struct intel_psr *psr = &intel_dp->psr; local 1770 struct intel_psr *psr = &intel_dp->psr; local 2163 struct intel_psr *psr = &intel_dp->psr; local 2196 struct intel_psr *psr = &intel_dp->psr; local 2676 struct intel_psr *psr = &intel_dp->psr; local 2719 struct intel_psr *psr = &intel_dp->psr; local 2950 struct intel_psr *psr = &intel_dp->psr; local 3265 struct intel_psr *psr = &intel_dp->psr; local 3292 struct intel_psr *psr = &intel_dp->psr; local 3323 struct intel_psr *psr = &intel_dp->psr; local 3491 struct intel_psr *psr = &intel_dp->psr; local [all...] |
H A D | intel_psr.h | 24 #define CAN_PANEL_REPLAY(intel_dp) ((intel_dp)->psr.sink_panel_replay_support && \ 25 (intel_dp)->psr.source_panel_replay_support)
|
/linux-master/arch/sparc/kernel/ |
H A D | traps_32.c | 90 make_task_dead((regs->psr & PSR_PS) ? SIGKILL : SIGSEGV); 101 if(regs->psr & PSR_PS) 109 unsigned long psr) 111 if(psr & PSR_PS) 122 unsigned long psr) 124 if(psr & PSR_PS) 132 unsigned long psr) 134 if(regs->psr & PSR_PS) { 158 unsigned long psr) 161 if(psr 108 do_illegal_instruction(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 121 do_priv_instruction(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 131 do_memaccess_unaligned(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 157 do_fpd_trap(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 199 do_fpe_trap(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 302 handle_tag_overflow(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 310 handle_watchpoint(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 322 handle_reg_access(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 332 handle_cp_disabled(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 338 handle_cp_exception(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument 348 handle_hw_divzero(struct pt_regs *regs, unsigned long pc, unsigned long npc, unsigned long psr) argument [all...] |
H A D | entry.h | 16 unsigned long npc, unsigned long psr); 19 unsigned long npc, unsigned long psr); 21 unsigned long npc, unsigned long psr); 23 unsigned long npc, unsigned long psr); 25 unsigned long npc, unsigned long psr); 27 unsigned long npc, unsigned long psr); 29 unsigned long npc, unsigned long psr); 31 unsigned long npc, unsigned long psr); 33 unsigned long npc, unsigned long psr); 35 unsigned long npc, unsigned long psr); [all...] |
H A D | trampoline_32.S | 10 #include <asm/psr.h> 25 * in and sets PIL in %psr to 15, no irqs. 45 /* Set up a sane %psr -- PIL<0xf> S<0x1> PS<0x1> CWP<0x0> */ 47 wr %g1, 0x0, %psr ! traps off though 70 rd %psr, %g1 71 wr %g1, PSR_ET, %psr ! traps on 99 /* Set up a sane %psr -- PIL<0xf> S<0x1> PS<0x1> CWP<0x0> */ 101 wr %g1, 0x0, %psr ! traps off though 131 rd %psr, %g1 132 wr %g1, PSR_ET, %psr ! trap [all...] |
H A D | entry.S | 22 #include <asm/psr.h> 159 wr %l0, 0x0, %psr 181 wr %l4, 0x0, %psr 183 wr %l4, PSR_ET, %psr 200 wr %l0, PSR_ET, %psr 230 wr %g2, 0x0, %psr 232 wr %g2, PSR_ET, %psr 239 wr %g2, PSR_ET, %psr ! keep ET up 249 wr %g2, 0x0, %psr 251 wr %g2, PSR_ET, %psr [all...] |
H A D | signal_32.c | 107 up_psr = regs->psr; 110 /* User can only change condition codes and FPU enabling in %psr. */ 111 regs->psr = (up_psr & ~(PSR_ICC | PSR_EF)) 112 | (regs->psr & (PSR_ICC | PSR_EF)); 144 unsigned int psr, pc, npc, ufp; local 166 err |= __get_user(psr, &sf->regs.psr); 171 regs->psr = (regs->psr & ~PSR_ICC) | (psr 326 unsigned int psr; local [all...] |
H A D | sigutil_32.c | 23 regs->psr &= ~(PSR_EF); 32 regs->psr &= ~(PSR_EF); 58 regs->psr &= ~PSR_EF; 62 regs->psr &= ~PSR_EF;
|
H A D | kgdb_32.c | 38 gdb_regs[GDB_PSR] = regs->psr; 93 if (regs->psr != gdb_regs[GDB_PSR]) { 94 unsigned long cwp = regs->psr & PSR_CWP; 96 regs->psr = (gdb_regs[GDB_PSR] & ~PSR_CWP) | cwp;
|
/linux-master/arch/arm/kernel/ |
H A D | opcodes.c | 52 asmlinkage unsigned int arm_check_condition(u32 opcode, u32 psr) argument 55 u32 psr_cond = psr >> 28;
|
/linux-master/arch/arm/mm/ |
H A D | abort-macro.S | 13 .macro do_thumb_abort, fsr, pc, psr, tmp 14 tst \psr, #PSR_T_BIT
|
H A D | abort-ev4t.S | 10 * : r5 = aborted context psr 23 do_thumb_abort fsr=r1, pc=r4, psr=r5, tmp=r3
|
/linux-master/drivers/cpufreq/ |
H A D | maple-cpufreq.c | 94 unsigned long psr = scom970_read(SCOM_PSR); local 96 if ((psr & PSR_CMD_RECEIVED) == 0 && 97 (((psr >> PSR_CUR_SPEED_SHIFT) ^ 101 if (psr & PSR_CMD_COMPLETED) 116 unsigned long psr = scom970_read(SCOM_PSR); local 120 if ((((psr >> PSR_CUR_SPEED_SHIFT) ^
|
/linux-master/drivers/gpu/drm/amd/display/dc/link/protocols/ |
H A D | link_edp_panel_control.c | 559 struct dmub_psr *psr = dc->res_pool->psr; local 562 if (psr == NULL && force_static) 577 if (psr != NULL && link->psr_settings.psr_feature_enabled && psr->funcs->psr_set_power_opt) 578 psr->funcs->psr_set_power_opt(psr, link->psr_settings.psr_power_opt, panel_inst); 581 if (psr != NULL && link->psr_settings.psr_feature_enabled && 582 force_static && psr->funcs->psr_force_static) 583 psr 607 struct dmub_psr *psr = dc->res_pool->psr; local 664 struct dmub_psr *psr; local 856 struct dmub_psr *psr = dc->res_pool->psr; local 871 struct dmub_psr *psr = dc->res_pool->psr; local [all...] |
/linux-master/arch/arm64/include/asm/ |
H A D | ptrace.h | 149 static inline unsigned long compat_psr_to_pstate(const unsigned long psr) argument 153 pstate = psr & ~COMPAT_PSR_DIT_BIT; 155 if (psr & COMPAT_PSR_DIT_BIT) 163 unsigned long psr; local 165 psr = pstate & ~PSR_AA32_DIT_BIT; 168 psr |= COMPAT_PSR_DIT_BIT; 170 return psr;
|