Searched refs:mmVGT_ESGS_RING_SIZE_Sienna_Cichlid (Results 1 - 1 of 1) sorted by relevance
| /linux-master/drivers/gpu/drm/amd/amdgpu/ |
| H A D | gfx_v10_0.c | 85 #define mmVGT_ESGS_RING_SIZE_Sienna_Cichlid 0x0fc1 macro
7054 data = RREG32_SOC15(GC, 0, mmVGT_ESGS_RING_SIZE_Sienna_Cichlid);
7055 WREG32_SOC15(GC, 0, mmVGT_ESGS_RING_SIZE_Sienna_Cichlid, 0);
7058 if (RREG32_SOC15(GC, 0, mmVGT_ESGS_RING_SIZE_Sienna_Cichlid) == pattern) {
7062 WREG32_SOC15(GC, 0, mmVGT_ESGS_RING_SIZE_Sienna_Cichlid, data);
7142 (SOC15_REG_OFFSET(GC, 0, mmVGT_ESGS_RING_SIZE_Sienna_Cichlid) <<
|
Completed in 249 milliseconds