Searched refs:PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smuio/
H A Dsmuio_11_0_0_sh_mask.h1074 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT 0x1b macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_3_sh_mask.h5676 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT 0x1b macro
H A Dsmu_7_1_2_sh_mask.h5566 #define PWR_DISP_TIMER2_CONTROL__DISP_TIMER_INT_MASK__SHIFT 0x1b macro

Completed in 357 milliseconds