Searched refs:A_CIM_HOST_ACC_CTRL (Results 1 - 5 of 5) sorted by relevance

/freebsd-12-stable/sys/dev/cxgb/common/
H A Dcxgb_t3_hw.c1425 if (t3_read_reg(adap, A_CIM_HOST_ACC_CTRL) & F_HOSTBUSY)
1429 t3_write_reg(adap, A_CIM_HOST_ACC_CTRL, CIM_CTL_BASE + addr);
1430 ret = t3_wait_op_done(adap, A_CIM_HOST_ACC_CTRL, F_HOSTBUSY,
4678 t3_write_reg(adapter, A_CIM_HOST_ACC_CTRL, addr);
4679 if (t3_wait_op_done_val(adapter, A_CIM_HOST_ACC_CTRL,
4695 t3_write_reg(adapter, A_CIM_HOST_ACC_CTRL, addr);
4697 if (t3_wait_op_done_val(adapter, A_CIM_HOST_ACC_CTRL,
H A Dcxgb_regs.h3338 #define A_CIM_HOST_ACC_CTRL 0x2b0 macro
/freebsd-12-stable/sys/dev/cxgbe/common/
H A Dt4_hw.c9901 if (t4_read_reg(adap, A_CIM_HOST_ACC_CTRL) & F_HOSTBUSY)
9905 t4_write_reg(adap, A_CIM_HOST_ACC_CTRL, addr);
9906 ret = t4_wait_op_done(adap, A_CIM_HOST_ACC_CTRL, F_HOSTBUSY,
9928 if (t4_read_reg(adap, A_CIM_HOST_ACC_CTRL) & F_HOSTBUSY)
9933 t4_write_reg(adap, A_CIM_HOST_ACC_CTRL, addr | F_HOSTWRITE);
9934 ret = t4_wait_op_done(adap, A_CIM_HOST_ACC_CTRL, F_HOSTBUSY,
H A Dt4_regs.h20930 #define A_CIM_HOST_ACC_CTRL 0x7b50 macro
[all...]
/freebsd-12-stable/sys/dev/cxgbe/cudbg/
H A Dcudbg_lib.c2956 val = t4_read_reg(padap, A_CIM_HOST_ACC_CTRL);
2971 /* write register address into the A_CIM_HOST_ACC_CTRL */
2972 t4_write_reg(padap, A_CIM_HOST_ACC_CTRL, addr);

Completed in 1008 milliseconds