Searched refs:RS600_MC_PT0_CNTL (Results 1 - 5 of 5) sorted by relevance
/freebsd-10.0-release/sys/dev/drm/ |
H A D | radeon_cp.c | 932 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, (RS600_EFFECTIVE_L2_CACHE_SIZE(6) | 967 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 968 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, (temp | RS600_ENABLE_PT)); 974 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 977 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 978 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 981 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 982 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 985 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 986 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); [all...] |
H A D | radeon_drv.h | 711 #define RS600_MC_PT0_CNTL 0x100 macro
|
/freebsd-10.0-release/sys/dev/drm2/radeon/ |
H A D | radeon_cp.c | 981 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, (RS600_EFFECTIVE_L2_CACHE_SIZE(6) | 1016 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 1017 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, (temp | RS600_ENABLE_PT)); 1023 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 1026 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 1027 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 1030 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 1031 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); 1034 IGP_WRITE_MCIND(RS600_MC_PT0_CNTL, temp); 1035 temp = IGP_READ_MCIND(dev_priv, RS600_MC_PT0_CNTL); [all...] |
H A D | r500_reg.h | 207 #define RS600_MC_PT0_CNTL 0x100 macro
|
H A D | radeon_drv.h | 624 #define RS600_MC_PT0_CNTL 0x100 macro
|
Completed in 235 milliseconds