Searched refs:AXP_OPERAND_IR (Results 1 - 9 of 9) sorted by relevance
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/include/opcode/ |
H A D | alpha.h | 144 (AXP_OPERAND_PARENS | AXP_OPERAND_COMMA | AXP_OPERAND_IR | \ 166 #define AXP_OPERAND_IR 010 165 #define AXP_OPERAND_IR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/include/opcode/ |
H A D | alpha.h | 144 (AXP_OPERAND_PARENS | AXP_OPERAND_COMMA | AXP_OPERAND_IR | \ 166 #define AXP_OPERAND_IR 010 165 #define AXP_OPERAND_IR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/include/opcode/ |
H A D | alpha.h | 144 (AXP_OPERAND_PARENS | AXP_OPERAND_COMMA | AXP_OPERAND_IR | \ 166 #define AXP_OPERAND_IR 010 165 #define AXP_OPERAND_IR macro
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt/router/gdb/opcodes/ |
H A D | alpha-dis.c | 193 if (operand->flags & AXP_OPERAND_IR)
|
H A D | alpha-opc.c | 210 { 5, 21, 0, AXP_OPERAND_IR, 0, 0 }, 212 { 5, 16, 0, AXP_OPERAND_IR, 0, 0 }, 214 { 5, 0, 0, AXP_OPERAND_IR, 0, 0 }, 234 { 5, 16, 0, AXP_OPERAND_IR|AXP_OPERAND_PARENS, 0, 0 }, 239 AXP_OPERAND_IR|AXP_OPERAND_PARENS|AXP_OPERAND_COMMA, 0, 0 }, 252 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_FIRST, 0, 0 }, 257 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_SECOND, 0, 0 },
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src/router/gdb/opcodes/ |
H A D | alpha-dis.c | 193 if (operand->flags & AXP_OPERAND_IR)
|
H A D | alpha-opc.c | 210 { 5, 21, 0, AXP_OPERAND_IR, 0, 0 }, 212 { 5, 16, 0, AXP_OPERAND_IR, 0, 0 }, 214 { 5, 0, 0, AXP_OPERAND_IR, 0, 0 }, 234 { 5, 16, 0, AXP_OPERAND_IR|AXP_OPERAND_PARENS, 0, 0 }, 239 AXP_OPERAND_IR|AXP_OPERAND_PARENS|AXP_OPERAND_COMMA, 0, 0 }, 252 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_FIRST, 0, 0 }, 257 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_SECOND, 0, 0 },
|
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/opcodes/ |
H A D | alpha-dis.c | 193 if (operand->flags & AXP_OPERAND_IR)
|
H A D | alpha-opc.c | 210 { 5, 21, 0, AXP_OPERAND_IR, 0, 0 }, 212 { 5, 16, 0, AXP_OPERAND_IR, 0, 0 }, 214 { 5, 0, 0, AXP_OPERAND_IR, 0, 0 }, 234 { 5, 16, 0, AXP_OPERAND_IR|AXP_OPERAND_PARENS, 0, 0 }, 239 AXP_OPERAND_IR|AXP_OPERAND_PARENS|AXP_OPERAND_COMMA, 0, 0 }, 252 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_FIRST, 0, 0 }, 257 AXP_OPERAND_IR|AXP_OPERAND_DEFAULT_SECOND, 0, 0 },
|
Completed in 157 milliseconds