Searched defs:DCR_MAL0_TXEOBISR (Results 1 - 1 of 1) sorted by relevance
/netbsd-current/sys/arch/powerpc/include/ibm4xx/ | ||
H A D | dcr4xx.h | 203 #define DCR_MAL0_TXEOBISR 0x186 /* Tx End of Buffer Interrupt Status Register */ macro |
Completed in 128 milliseconds