Searched refs:reg (Results 1 - 25 of 7209) sorted by path

1234567891011>>

/linux-master/Documentation/sound/cards/
H A Dmultisound.sh623 static int msnd_write_cfg(int cfg, int reg, int value)
625 X outb(reg, cfg);
634 static int msnd_read_cfg(int cfg, int reg)
636 X outb(reg, cfg);
/linux-master/arch/alpha/include/asm/
H A Dcore_irongate.h44 igcsr32 bar2; /* 0x18 - Power Management reg block */
137 #define IGCSR(dev,fun,reg) ( IRONGATE_CONF | \
140 (reg) )
/linux-master/arch/alpha/include/uapi/asm/
H A Dreg.h50 #define CORE_REG(reg, ubase) \
51 (((unsigned long *)((unsigned long)(ubase)))[reg])
/linux-master/arch/arc/include/asm/
H A Ddisasm.h109 long get_reg(int reg, struct pt_regs *regs, struct callee_regs *cregs);
110 void set_reg(int reg, long val, struct pt_regs *regs,
/linux-master/arch/arm/boot/compressed/
H A Dhead-xscale.S31 mrc p15, 0, r0, c1, c0, 0 @ read control reg
/linux-master/arch/arm/boot/dts/
H A Dcros-ec-sbs.dtsi48 reg = <0xb>;
/linux-master/arch/arm/include/asm/hardware/
H A Dcp14.h11 #define dbg_read(reg) RCP14_##reg()
12 #define dbg_write(val, reg) WCP14_##reg(val)
13 #define etm_read(reg) RCP14_##reg()
14 #define etm_write(val, reg) WCP14_##reg(val)
H A Dmemc.h14 extern void memc_write(unsigned int reg, unsigned long val);
H A Dscoop.h66 unsigned short read_scoop_reg(struct device *dev, unsigned short reg);
67 void write_scoop_reg(struct device *dev, unsigned short reg, unsigned short data);
/linux-master/arch/arm/kernel/
H A Dio.c15 void atomic_io_modify_relaxed(void __iomem *reg, u32 mask, u32 set) argument
21 value = readl_relaxed(reg) & ~mask;
23 writel_relaxed(value, reg);
28 void atomic_io_modify(void __iomem *reg, u32 mask, u32 set) argument
34 value = readl_relaxed(reg) & ~mask;
36 writel(value, reg);
/linux-master/arch/arm/mach-artpec/
H A Dboard-artpec6.c45 static void artpec6_l2c310_write_sec(unsigned long val, unsigned reg) argument
49 arm_smccc_smc(SECURE_OP_L2C_WRITEREG, reg, val, 0,
/linux-master/arch/arm/mach-footbridge/
H A Dnetwinder-hw.c46 static inline void wb977_wb(int reg, int val) argument
48 outb(reg, 0x370);
52 static inline void wb977_ww(int reg, int val) argument
54 outb(reg, 0x370);
56 outb(reg + 1, 0x370);
694 u32 reg; local
697 reg = nw_gpio_read();
699 reg &= ~led->mask;
701 reg |= led->mask;
702 nw_gpio_modify_op(led->mask, reg);
711 u32 reg; local
[all...]
/linux-master/arch/arm/mach-omap2/
H A Dcm3xxx.h19 #define OMAP34XX_CM_REGADDR(module, reg) \
20 OMAP2_L4_IO_ADDRESS(OMAP3430_CM_BASE + (module) + (reg))
H A Dprcm_mpu44xx.h29 #define OMAP44XX_PRCM_MPU_REGADDR(inst, reg) \
30 OMAP2_L4_IO_ADDRESS(OMAP4430_PRCM_MPU_BASE + (inst) + (reg))
H A Dprm2xxx.h20 #define OMAP2420_PRM_REGADDR(module, reg) \
21 OMAP2_L4_IO_ADDRESS(OMAP2420_PRM_BASE + (module) + (reg))
22 #define OMAP2430_PRM_REGADDR(module, reg) \
23 OMAP2_L4_IO_ADDRESS(OMAP2430_PRM_BASE + (module) + (reg))
H A Dsram242x.S37 ldr r2, omap242x_sdi_cm_clksel2_pll @ get address of dpllout reg
58 add r11, r11, #0x4 @ get addr of status reg
141 ldr r6, omap242x_srs_sdrc_rfr_ctrl @ get addr of refresh reg
155 ldr r4, omap242x_srs_cm_clksel2_pll @ get address of out reg
H A Dsram243x.S37 ldr r2, omap243x_sdi_cm_clksel2_pll @ get address of dpllout reg
58 add r11, r11, #0x4 @ get addr of status reg
141 ldr r6, omap243x_srs_sdrc_rfr_ctrl @ get addr of refresh reg
155 ldr r4, omap243x_srs_cm_clksel2_pll @ get address of out reg
/linux-master/arch/arm/mach-orion5x/
H A Dboard-mss2.c68 u32 reg; local
73 reg = readl(RSTOUTn_MASK);
74 reg |= 1 << 2;
75 writel(reg, RSTOUTn_MASK);
77 reg = readl(CPU_SOFT_RESET);
78 reg |= 1;
79 writel(reg, CPU_SOFT_RESET);
/linux-master/arch/arm/mm/
H A Dproc-v7-3level.S79 eor ip, rh, #1 << (55 - 32) @ toggle L_PTE_DIRTY in temp reg to
/linux-master/arch/arm/nwfpe/
H A Dfpa11.inl31 static inline void writeFPSR(FPSR reg)
35 fpa11->fpsr = (fpa11->fpsr & MASK_SYSID) | (reg & ~MASK_SYSID);
46 static inline void writeFPCR(FPCR reg)
50 fpa11->fpcr |= (reg & MASK_WFC); /* write SB, AB and DA bits */
/linux-master/arch/arm/plat-orion/
H A Dpcie.c94 u32 reg; local
103 reg = readl(base + PCIE_DEBUG_CTRL);
104 reg |= PCIE_DEBUG_SOFT_RESET;
105 writel(reg, base + PCIE_DEBUG_CTRL);
114 reg &= ~(PCIE_DEBUG_SOFT_RESET);
115 writel(reg, base + PCIE_DEBUG_CTRL);
/linux-master/arch/arm/probes/kprobes/
H A Dactions-arm.c62 #define BLX(reg) "blx "reg" \n\t"
64 #define BLX(reg) "mov lr, pc \n\t" \
65 "mov pc, "reg" \n\t"
/linux-master/arch/arm/probes/uprobes/
H A Dactions-arm.c112 int reg; local
114 reg = uprobes_substitute_pc(&auprobe->ixol[0], regs);
115 if (reg == 15)
118 if (reg == -1)
121 auprobe->pcreg = reg;
/linux-master/arch/arm64/boot/dts/sprd/
H A Dsc9836-openphone.dts27 reg = <0 0x80000000 0 0x20000000>;
H A Dsharkl64.dtsi28 reg = <0 0x70000000 0 0x100>;
36 reg = <0 0x70100000 0 0x100>;
44 reg = <0 0x70200000 0 0x100>;
52 reg = <0 0x70300000 0 0x100>;

Completed in 433 milliseconds

1234567891011>>