Searched refs:outb (Results 1 - 25 of 524) sorted by path

1234567891011>>

/linux-master/Documentation/sound/cards/
H A Dmultisound.sh625 X outb(reg, cfg);
626 X outb(value, cfg + 1);
636 X outb(reg, cfg);
/linux-master/arch/alpha/kernel/
H A Des1888.c29 outb(0x01, 0x0226); /* reset */
31 outb(0x00, 0x0226); /* release reset */
35 outb(0xc6, 0x022c); /* enable extended mode */
39 outb(0xb1, 0x022c); /* setup for write to Interrupt CR */
42 outb(0x14, 0x022c); /* set IRQ 5 */
45 outb(0xb2, 0x022c); /* setup for write to DMA CR */
48 outb(0x18, 0x022c); /* set DMA channel 1 */
/linux-master/arch/arm/mach-footbridge/
H A Dnetwinder-hw.c37 outb(0x87, 0x370);
38 outb(0x87, 0x370);
43 outb(0xaa, 0x370);
48 outb(reg, 0x370);
49 outb(val, 0x371);
54 outb(reg, 0x370);
55 outb(val >> 8, 0x371);
56 outb(reg + 1, 0x370);
57 outb(val & 255, 0x371);
83 outb(new_gpi
[all...]
/linux-master/arch/mips/include/asm/mach-malta/
H A Dmc146818rtc.h22 outb(addr, MALTA_RTC_ADR_REG);
28 outb(addr, MALTA_RTC_ADR_REG);
29 outb(data, MALTA_RTC_DAT_REG);
/linux-master/arch/mips/pci/
H A Dfixup-fuloong2e.c92 outb(0x2e, 0x4d1);
H A Dops-sni.c73 outb(val, PCIMT_CONFIG_DATA + (reg & 3));
147 outb(val, PCIMT_CONFIG_DATA + (reg & 3));
/linux-master/arch/mips/txx9/generic/
H A Dsmsc_fdc37m81x.c60 outb(index, g_smsc_fdc37m81x_base + SMSC_FDC37M81X_CONFIG_INDEX);
67 outb(index, g_smsc_fdc37m81x_base + SMSC_FDC37M81X_CONFIG_INDEX);
68 outb(data, g_smsc_fdc37m81x_base + SMSC_FDC37M81X_CONFIG_DATA);
74 outb(SMSC_FDC37M81X_CONFIG_ENTER,
82 outb(SMSC_FDC37M81X_CONFIG_EXIT,
/linux-master/arch/parisc/lib/
H A Dio.c326 outb(*p, port);
/linux-master/arch/powerpc/include/asm/
H A Dio-defs.h26 DEF_PCI_AC_NORET(outb, (u8 val, unsigned long port), (val, port), pio, port)
/linux-master/arch/sh/boards/mach-hp6xx/
H A Dpm.c106 outb(0, HD64461_PCC1CSCIER);
110 outb(scr, HD64461_PCC1SCR);
138 outb(0x4c, HD64461_PCC1CSCIER);
139 outb(0x00, HD64461_PCC1CSCR);
H A Dsetup.c67 outb(v8, PKDR);
85 outb(v8, PKDR);
/linux-master/arch/sh/drivers/pci/
H A Dops-dreamcast.c68 case 1: outb(( u8)val, GAPSPCI_BBA_CONFIG+where); break;
H A Dpci-dreamcast.c89 outb(0x00, GAPSPCI_BBA_CONFIG+0x3c);
90 outb(0xf0, GAPSPCI_BBA_CONFIG+0x0d);
/linux-master/arch/sparc/include/asm/
H A Dns87303.h104 outb(index, port);
108 outb(value, port + 1);
109 outb(value, port + 1);
/linux-master/arch/x86/boot/
H A Da20.c102 outb(0xd1, 0x64); /* Command write */
105 outb(0xdf, 0x60); /* A20 on */
108 outb(0xff, 0x64); /* Null command, but UHCI wants it */
119 outb(port_a, 0x92);
H A Dearly_serial_console.c31 outb(0x3, port + LCR); /* 8n1 */
32 outb(0, port + IER); /* no interrupt */
33 outb(0, port + FCR); /* no fifo */
34 outb(0x3, port + MCR); /* DTR + RTS */
38 outb(c | DLAB, port + LCR);
39 outb(divisor & 0xff, port + DLL);
40 outb((divisor >> 8) & 0xff, port + DLH);
41 outb(c & ~DLAB, port + LCR);
108 outb(lcr | DLAB, port + LCR);
111 outb(lc
[all...]
H A Dvideo-vga.c154 outb(csel, 0x3c2);
/linux-master/arch/x86/include/asm/
H A Dmach_timer.h24 outb((inb(0x61) & ~0x02) | 0x01, 0x61);
35 outb(0xb0, 0x43); /* binary, mode 0, LSB/MSB, Ch 2 */
H A Dmach_traps.h34 outb(0x8f, 0x70);
36 outb(0x0f, 0x70);
39 outb(old_reg, 0x70);
/linux-master/arch/x86/kernel/
H A Dreboot_fixups_32.c44 outb(1, 0x92);
52 outb(0x2, 0xcf9);
/linux-master/arch/x86/pci/
H A Ddirect.c66 outb((u8)value, 0xCFC + (reg & 3));
115 outb((u8)(0xF0 | (fn << 1)), 0xCF8);
116 outb((u8)bus, 0xCFA);
130 outb(0, 0xCF8);
155 outb((u8)(0xF0 | (fn << 1)), 0xCF8);
156 outb((u8)bus, 0xCFA);
160 outb((u8)value, PCI_CONF2_ADDRESS(dev, reg));
170 outb(0, 0xCF8);
231 outb(0x01, 0xCFB);
250 outb(
[all...]
H A Dearly.c45 outb(val, 0xcfc + (offset&3));
/linux-master/arch/x86/platform/ts5500/
H A Dts5500.c234 outb(!!brightness, TS5500_LED_JP_ADDR);
253 outb(ctrl & 0x1f, TS5500_ADC_CONV_INIT_LSB_ADDR);
/linux-master/drivers/bluetooth/
H A Dbt3c_cs.c118 outb(addr & 0xff, iobase + ADDR_L);
119 outb((addr >> 8) & 0xff, iobase + ADDR_H);
125 outb(value & 0xff, iobase + DATA_L);
126 outb((value >> 8) & 0xff, iobase + DATA_H);
370 outb(iir, iobase + CONTROL);
524 outb(inb(iobase + CONTROL) | 0x40, iobase + CONTROL);
H A Ddtl1_cs.c121 outb(buf[actual], iobase + UART_TX);
472 outb(0, iobase + UART_MCR);
475 outb(0, iobase + UART_IER);
478 outb(UART_LCR_WLEN8, iobase + UART_LCR); /* Reset DLAB */
479 outb((UART_MCR_DTR | UART_MCR_RTS | UART_MCR_OUT2), iobase + UART_MCR);
485 outb(UART_IER_RLSI | UART_IER_RDI | UART_IER_THRI, iobase + UART_IER);
518 outb(0, iobase + UART_MCR);
521 outb(0, iobase + UART_IER);

Completed in 252 milliseconds

1234567891011>>