Searched refs:v0 (Results 1 - 25 of 189) sorted by relevance

12345678

/linux-master/arch/arm64/crypto/
H A Daes-ce-core.S13 ld1 {v0.16b}, [x2]
22 1: aese v0.16b, v2.16b
23 aesmc v0.16b, v0.16b
25 aese v0.16b, v3.16b
26 aesmc v0.16b, v0.16b
29 aese v0.16b, v1.16b
30 aesmc v0.16b, v0
[all...]
H A Dsm4-ce-core.S51 ld1 {v0.16b}, [x0];
52 rev32 v0.16b, v0.16b;
59 eor v0.16b, v0.16b, v1.16b;
61 sm4ekey v0.4s, v0.4s, v24.4s;
62 sm4ekey v1.4s, v0.4s, v25.4s;
73 st1 {v0.16b-v3.16b}, [x1], #64;
83 tbl v23.16b, {v0
[all...]
/linux-master/drivers/gpu/drm/nouveau/
H A Dnouveau_usif.c55 struct nvif_ioctl_new_v0 v0; member in union:__anon893
60 if ((ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, true)))
63 switch (args->v0.oclass) {
70 struct nv_device_v0 v0; member in union:__anon894
73 if ((ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false)))
76 args->v0.priv = false;
89 object->route = args->v0.route;
90 object->token = args->v0.token;
91 args->v0.route = NVDRM_OBJECT_USIF;
92 args->v0
112 struct nvif_ioctl_v0 v0; member in union:__anon895
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/core/
H A Dioctl.c37 struct nvif_ioctl_nop_v0 v0; member in union:__anon901
42 if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {
43 nvif_ioctl(object, "nop vers %lld\n", args->v0.version);
44 args->v0.version = NVIF_VERSION_LATEST;
75 struct nvif_ioctl_sclass_v0 v0; member in union:__anon902
81 if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, true))) {
83 args->v0.version, args->v0.count);
84 if (size != args->v0.count * sizeof(args->v0
107 struct nvif_ioctl_new_v0 v0; member in union:__anon903
189 struct nvif_ioctl_mthd_v0 v0; member in union:__anon905
209 struct nvif_ioctl_rd_v0 v0; member in union:__anon906
249 struct nvif_ioctl_wr_v0 v0; member in union:__anon908
278 struct nvif_ioctl_map_v0 v0; member in union:__anon909
365 struct nvif_ioctl_v0 v0; member in union:__anon912
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/device/
H A Dctrl.c38 struct nvif_control_pstate_info_v0 v0; member in union:__anon1
44 if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {
46 args->v0.version);
51 args->v0.count = clk->state_nr;
52 args->v0.ustate_ac = clk->ustate_ac;
53 args->v0.ustate_dc = clk->ustate_dc;
54 args->v0.pwrsrc = clk->pwrsrc;
55 args->v0.pstate = clk->pstate;
57 args->v0.count = 0;
58 args->v0
71 struct nvif_control_pstate_attr_v0 v0; member in union:__anon2
144 struct nvif_control_pstate_user_v0 v0; member in union:__anon3
[all...]
H A Duser.c80 struct nv_device_info_v0 v0; member in union:__anon228
96 if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, false))) {
97 nvif_ioctl(object, "device info vers %d\n", args->v0.version);
112 args->v0.platform = NV_DEVICE_INFO_V0_IGP;
117 args->v0.platform = NV_DEVICE_INFO_V0_PCI;
120 args->v0.platform = NV_DEVICE_INFO_V0_AGP;
123 args->v0.platform = NV_DEVICE_INFO_V0_PCIE;
126 args->v0.platform = NV_DEVICE_INFO_V0_SOC;
136 case NV_04: args->v0.family = NV_DEVICE_INFO_V0_TNT; break;
138 case NV_11: args->v0
176 struct nv_device_time_v0 v0; member in union:__anon229
388 struct nv_device_v0 v0; member in union:__anon230
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Duconn.c38 args.v0.version = 0;
39 args.v0.types = 0;
41 args.v0.types |= NVIF_CONN_EVENT_V0_PLUG;
43 args.v0.types |= NVIF_CONN_EVENT_V0_UNPLUG;
45 args.v0.types |= NVIF_CONN_EVENT_V0_IRQ;
47 return object->client->event(token, &args, sizeof(args.v0));
55 args.v0.version = 0;
56 args.v0.types = 0;
58 args.v0.types |= NVIF_CONN_EVENT_V0_PLUG;
60 args.v0
[all...]
H A Duoutp.c38 if (argc != sizeof(args->v0) || args->v0.version != 0)
40 if (!ior->func->dp || !ior->func->dp->vcpi || !nvkm_head_find(outp->disp, args->v0.head))
43 ior->func->dp->vcpi(ior, args->v0.head, args->v0.start_slot, args->v0.num_slots,
44 args->v0.pbn, args->v0.aligned_pbn);
53 if (argc != sizeof(args->v0) || args->v0
[all...]
H A Duhead.c50 if (argc != sizeof(args->v0) || args->v0.version != 0)
54 args->v0.vtotal = head->arm.vtotal;
55 args->v0.vblanks = head->arm.vblanks;
56 args->v0.vblanke = head->arm.vblanke;
57 args->v0.htotal = head->arm.htotal;
58 args->v0.hblanks = head->arm.hblanks;
59 args->v0.hblanke = head->arm.hblanke;
65 if (!args->v0.vtotal || !args->v0
[all...]
/linux-master/drivers/gpu/drm/nouveau/include/nvif/
H A Dif0014.h11 } v0; member in union:nvif_disp_chan_args
H A Dif0021.h14 } v0; member in union:nvif_cgrp_args
H A Dif0010.h12 } v0; member in union:nvif_disp_args
H A Dif0013.h10 } v0; member in union:nvif_head_args
33 } v0; member in union:nvif_head_scanoutpos_args
/linux-master/drivers/dma/dw-edma/
H A DMakefile4 dw-edma-$(CONFIG_DEBUG_FS) := dw-edma-v0-debugfs.o \
5 dw-hdma-v0-debugfs.o
7 dw-edma-v0-core.o \
8 dw-hdma-v0-core.o $(dw-edma-y)
/linux-master/arch/mips/lib/
H A Dstrncpy_user.S38 1: EX(lbue, v0, (v1), .Lfault)
41 1: EX(lbu, v0, (v1), .Lfault)
45 sb v0, (a0)
46 beqz v0, 2f
50 2: PTR_ADDU v0, a1, t0
51 xor v0, a1
52 bltz v0, .Lfault
53 move v0, t0
58 li v0, -EFAULT
H A Dstrnlen_user.S30 move v0, a0
37 beq v0, a1, 1f # limit reached?
41 EX(lbe, t0, (v0), .Lfault)
44 EX(lb, t0, (v0), .Lfault)
50 PTR_ADDIU v0, 1
52 PTR_ADDU v0, AT
56 PTR_SUBU v0, a0
61 move v0, zero
/linux-master/drivers/staging/media/atomisp/pci/isp/kernels/xnr/xnr_3.0/
H A Dia_css_xnr3_types.h54 int v0; /** Sigma for V range similarity in dark area */ member in struct:ia_css_xnr3_sigma_params
69 int v0; /** Coring threshold of V channel in dark area */ member in struct:ia_css_xnr3_coring_params
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Ddf_v4_3.c32 uint32_t v0, v1, v28, v31; local
39 v0 = REG_GET_FIELD(hw_assert_msklo,
48 if (v0 && v1 && v28 && v31)
50 else if (!v0 && !v1 && !v28 && !v31)
54 v0, v1, v28, v31);
/linux-master/arch/riscv/lib/
H A Dxor.S11 vle8.v v0, (a1)
14 vxor.vv v16, v0, v8
25 vle8.v v0, (a1)
28 vxor.vv v0, v0, v8
31 vxor.vv v16, v0, v16
42 vle8.v v0, (a1)
45 vxor.vv v0, v0, v8
48 vxor.vv v0, v
[all...]
/linux-master/arch/mips/include/asm/mach-cavium-octeon/
H A Dkernel-entry-init.h30 dmfc0 v0, CP0_CVMMEMCTL_REG
32 dins v0, $0, 0, 6 variable
33 ori v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE variable
34 dmtc0 v0, CP0_CVMMEMCTL_REG # Write the cavium mem control register variable
35 dmfc0 v0, CP0_CVMCTL_REG # Read the cavium control register variable
38 or v0, v0, 0x5001 variable
39 xor v0, v0, 0x1001 variable
43 and v0, v variable
44 ori v0, v0, (6 << 7) variable
64 or v0, v0, 0x2000 # Set IPREF bit. variable
73 dli v0, CONFIG_CAVIUM_OCTEON_CVMSEG_SIZE variable
74 dsll v0, 7 variable
75 beqz v0, 2f variable
76 1: dsubu v0, 8 variable
80 mfc0 v0, CP0_PRID_REG variable
81 bbit0 v0, 15, 1f variable
83 and t1, v0, 0xff00 variable
84 dli v0, 0x9500 variable
85 bge t1, v0, 1f # OCTEON III has no DCACHE_ERR_REG COP0 variable
86 dli v0, 0x27 variable
87 dmtc0 v0, CP0_DCACHE_ERR_REG variable
90 rdhwr v0, $0 variable
119 bne t1, v0, octeon_spin_wait_boot variable
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/
H A Dummu.c61 struct nvif_mmu_heap_v0 v0; member in union:__anon103
66 if (!(ret = nvif_unpack(ret, &argv, &argc, args->v0, 0, 0, false))) {
67 if ((index = args->v0.index) >= mmu->heap_nr)
69 args->v0.size = mmu->heap[index].size;
81 struct nvif_mmu_type_v0 v0; member in union:__anon104
86 if (!(ret = nvif_unpack(ret, &argv, &argc, args->v0, 0, 0, false))) {
87 if ((index = args->v0.index) >= mmu->type_nr)
90 args->v0.heap = mmu->type[index].heap;
91 args->v0.vram = !!(type & NVKM_MEM_VRAM);
92 args->v0
110 struct nvif_mmu_kind_v0 v0; member in union:__anon105
157 struct nvif_mmu_v0 v0; member in union:__anon106
[all...]
/linux-master/tools/testing/selftests/powerpc/math/
H A Dvmx_asm.S9 # Should be safe from C, only touches r4, r5 and v0,v1,v2
15 lvx v0,r5,r4
16 vcmpequd. v1,v0,v20
20 lvx v0,r5,r4
21 vcmpequd. v1,v0,v21
25 lvx v0,r5,r4
26 vcmpequd. v1,v0,v22
30 lvx v0,r5,r4
31 vcmpequd. v1,v0,v23
35 lvx v0,r
[all...]
/linux-master/arch/mips/vdso/
H A Dsigreturn.S20 li v0, __NR_rt_sigreturn
30 li v0, __NR_sigreturn
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/dma/
H A Duser.c72 struct nv_dma_v0 v0; member in union:__anon97
84 if (!(ret = nvif_unpack(ret, &data, &size, args->v0, 0, 0, true))) {
87 args->v0.version, args->v0.target, args->v0.access,
88 args->v0.start, args->v0.limit);
89 dmaobj->target = args->v0.target;
90 dmaobj->access = args->v0.access;
91 dmaobj->start = args->v0
[all...]
/linux-master/arch/mips/include/asm/mach-malta/
H A Dkernel-entry-init.h113 PTR_LA v0, 0x9fc00534 /* YAMON print */ variable
114 lw v0, (v0) variable
117 jal v0
119 PTR_LA v0, 0x9fc00520 /* YAMON exit */ variable
120 lw v0, (v0) variable
122 jal v0

Completed in 240 milliseconds

12345678