Searched refs:regUVD_RB_SIZE2_BASE_IDX (Results 1 - 5 of 5) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1327 #define regUVD_RB_SIZE2_BASE_IDX 1 macro
H A Dvcn_4_0_0_offset.h217 #define regUVD_RB_SIZE2_BASE_IDX 1 macro
H A Dvcn_4_0_3_offset.h217 #define regUVD_RB_SIZE2_BASE_IDX 1 macro
H A Dvcn_4_0_5_offset.h204 #define regUVD_RB_SIZE2_BASE_IDX 1 macro
H A Dvcn_5_0_0_offset.h195 #define regUVD_RB_SIZE2_BASE_IDX 1 macro

Completed in 353 milliseconds