Searched refs:regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h323 #define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX 1 macro
H A Dvcn_4_0_5_offset.h666 #define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX 1 macro
H A Dvcn_5_0_0_offset.h577 #define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX 1 macro
H A Dvcn_4_0_3_offset.h691 #define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX 1 macro
H A Dvcn_4_0_0_offset.h689 #define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX 1 macro

Completed in 576 milliseconds