Searched refs:regSPI_GDBG_WAVE_CNTL3 (Results 1 - 5 of 5) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h6354 #define regSPI_GDBG_WAVE_CNTL3 0x1945 macro
[all...]
H A Dgc_11_0_3_offset.h6682 #define regSPI_GDBG_WAVE_CNTL3 0x1945 macro
[all...]
H A Dgc_11_5_0_offset.h5177 #define regSPI_GDBG_WAVE_CNTL3 0x1945 macro
[all...]
H A Dgc_9_4_2_offset.h6012 #define regSPI_GDBG_WAVE_CNTL3 0x11d5 macro
H A Dgc_9_4_3_offset.h3186 #define regSPI_GDBG_WAVE_CNTL3 0x11d5 macro

Completed in 1540 milliseconds