Searched refs:regSDMA1_QUEUE5_MIDCMD_DATA1 (Results 1 - 2 of 2) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h1536 #define regSDMA1_QUEUE5_MIDCMD_DATA1 0x0879 macro
[all...]
H A Dgc_11_0_3_offset.h1548 #define regSDMA1_QUEUE5_MIDCMD_DATA1 0x0879 macro
[all...]

Completed in 543 milliseconds