Searched refs:regSDMA1_QUEUE3_SCHEDULE_CNTL (Results 1 - 2 of 2) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h1344 #define regSDMA1_QUEUE3_SCHEDULE_CNTL 0x07b6 macro
[all...]
H A Dgc_11_0_3_offset.h1356 #define regSDMA1_QUEUE3_SCHEDULE_CNTL 0x07b6 macro
[all...]

Completed in 446 milliseconds