Searched refs:regSDMA1_QUEUE2_RB_WPTR (Results 1 - 2 of 2) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h1224 #define regSDMA1_QUEUE2_RB_WPTR 0x0735 macro
[all...]
H A Dgc_11_0_3_offset.h1236 #define regSDMA1_QUEUE2_RB_WPTR 0x0735 macro
[all...]

Completed in 591 milliseconds