Searched refs:regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX (Results 1 - 2 of 2) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h1739 #define regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX 1 macro
[all...]
H A Dgc_11_0_3_offset.h1751 #define regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX 1 macro
[all...]

Completed in 657 milliseconds