Searched refs:regSDMA0_QUEUE5_IB_SIZE_BASE_IDX (Results 1 - 3 of 3) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h649 #define regSDMA0_QUEUE5_IB_SIZE_BASE_IDX 0 macro
[all...]
H A Dgc_11_0_3_offset.h655 #define regSDMA0_QUEUE5_IB_SIZE_BASE_IDX 0 macro
[all...]
H A Dgc_11_5_0_offset.h654 #define regSDMA0_QUEUE5_IB_SIZE_BASE_IDX 0 macro
[all...]

Completed in 835 milliseconds