Searched refs:regGCEA_EDC_CNT (Results 1 - 5 of 5) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_2.c842 { SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT), 0, 1, 16 },
1309 /* EA - regGCEA_EDC_CNT */
1310 { "EA_DRAMRD_CMDMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1313 { "EA_DRAMWR_CMDMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1316 { "EA_DRAMWR_DATAMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1319 { "EA_RRET_TAGMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1322 { "EA_WRET_TAGMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1325 { "EA_IOWR_DATAMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1328 { "EA_DRAMRD_PAGEMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
1330 { "EA_DRAMWR_PAGEMEM", SOC15_REG_ENTRY(GC, 0, regGCEA_EDC_CNT),
[all...]
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h2550 #define regGCEA_EDC_CNT 0x14b2 macro
[all...]
H A Dgc_11_5_0_offset.h1677 #define regGCEA_EDC_CNT 0x14b2 macro
[all...]
H A Dgc_11_0_3_offset.h2668 #define regGCEA_EDC_CNT 0x14b2 macro
[all...]
H A Dgc_9_4_2_offset.h1149 #define regGCEA_EDC_CNT 0x0706 macro

Completed in 882 milliseconds