Searched refs:nitrox_write_csr (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/crypto/cavium/nitrox/
H A Dnitrox_hal.c31 nitrox_write_csr(ndev, EMU_AE_ENABLEX(i), emu_ae.value);
32 nitrox_write_csr(ndev, EMU_SE_ENABLEX(i), emu_se.value);
59 nitrox_write_csr(ndev, offset, emu_wd_int.value);
61 nitrox_write_csr(ndev, offset, emu_ge_int.value);
76 nitrox_write_csr(ndev, offset, pkt_in_ctl.value);
90 nitrox_write_csr(ndev, offset, pkt_in_cnts.value);
105 nitrox_write_csr(ndev, offset, pkt_in_ctl.value);
138 nitrox_write_csr(ndev, offset, cmdq->dma);
144 nitrox_write_csr(ndev, offset, pkt_in_rsize.value);
148 nitrox_write_csr(nde
[all...]
H A Dnitrox_isr.c48 nitrox_write_csr(ndev, NPS_CORE_INT, value);
66 nitrox_write_csr(ndev, offset, value);
72 nitrox_write_csr(ndev, offset, value);
82 nitrox_write_csr(ndev, offset, value);
90 nitrox_write_csr(ndev, offset, value);
95 nitrox_write_csr(ndev, offset, value);
105 nitrox_write_csr(ndev, offset, value);
116 nitrox_write_csr(ndev, POM_INT, value);
125 nitrox_write_csr(ndev, PEM0_INT, value);
142 nitrox_write_csr(nde
[all...]
H A Dnitrox_main.c94 nitrox_write_csr(ndev, offset, block_num);
101 nitrox_write_csr(ndev, offset, data);
153 nitrox_write_csr(ndev, offset, (~0ULL));
169 nitrox_write_csr(ndev, offset, core_2_eid_val.value);
205 nitrox_write_csr(ndev, offset, aqm_grp_execmask_lo.value);
208 nitrox_write_csr(ndev, offset, aqm_grp_execmask_hi.value);
224 nitrox_write_csr(ndev, offset, core_2_eid_val.value);
H A Dnitrox_mbx.c53 nitrox_write_csr(ndev, reg_addr, value);
151 nitrox_write_csr(ndev, reg_addr, BIT_ULL(i));
175 nitrox_write_csr(ndev, reg_addr, BIT_ULL(i));
H A Dnitrox_dev.h281 * nitrox_write_csr - Write to device register
286 static inline void nitrox_write_csr(struct nitrox_device *ndev, u64 offset, function

Completed in 299 milliseconds