Searched refs:mode0 (Results 1 - 11 of 11) sorted by relevance

/linux-master/drivers/pwm/
H A Dpwm-sunplus.c59 u32 dd_freq, duty, mode0, mode1; local
67 mode0 = readl(priv->base + SP7021_PWM_MODE0);
68 mode0 &= ~SP7021_PWM_MODE0_PWMEN(pwm->hwpwm);
69 writel(mode0, priv->base + SP7021_PWM_MODE0);
103 mode0 = readl(priv->base + SP7021_PWM_MODE0);
104 mode0 |= SP7021_PWM_MODE0_PWMEN(pwm->hwpwm);
109 mode0 |= SP7021_PWM_MODE0_BYPASS(pwm->hwpwm);
112 mode0 &= ~SP7021_PWM_MODE0_BYPASS(pwm->hwpwm);
122 writel(mode0, priv->base + SP7021_PWM_MODE0);
131 u32 mode0, dd_fre local
[all...]
/linux-master/arch/mips/cavium-octeon/executive/
H A Dcvmx-helper-util.c221 pko_mode.s.mode0 = 4;
223 pko_mode.s.mode0 = 3;
225 pko_mode.s.mode0 = 2;
227 pko_mode.s.mode0 = 1;
229 pko_mode.s.mode0 = 0;
/linux-master/drivers/gpu/drm/radeon/
H A Drs690.c463 struct drm_display_mode *mode0,
474 if (mode0 && mode1) {
527 } else if (mode0) {
586 struct drm_display_mode *mode0 = NULL; local
600 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
613 if (mode0)
619 rs690_line_buffer_adjust(rdev, mode0, mode1);
638 mode0, mode1,
642 mode0, mode1,
460 rs690_compute_mode_priority(struct radeon_device *rdev, struct rs690_watermark *wm0, struct rs690_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) argument
H A Drv515.c1081 struct drm_display_mode *mode0,
1092 if (mode0 && mode1) {
1145 } else if (mode0) {
1204 struct drm_display_mode *mode0 = NULL; local
1213 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
1216 rs690_line_buffer_adjust(rdev, mode0, mode1);
1230 mode0, mode1,
1234 mode0, mode1,
1246 struct drm_display_mode *mode0 = NULL; local
1255 mode0
1078 rv515_compute_mode_priority(struct radeon_device *rdev, struct rv515_watermark *wm0, struct rv515_watermark *wm1, struct drm_display_mode *mode0, struct drm_display_mode *mode1, u32 *d1mode_priority_a_cnt, u32 *d2mode_priority_a_cnt) argument
[all...]
H A Drs600.c901 struct drm_display_mode *mode0 = NULL; local
912 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
916 rs690_line_buffer_adjust(rdev, mode0, mode1);
H A Dsi.c2442 struct drm_display_mode *mode0 = NULL; local
2457 mode0 = &rdev->mode_info.crtcs[i]->base.mode;
2459 lb_size = dce6_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i], mode0, mode1);
2461 lb_size = dce6_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i+1], mode1, mode0);
H A Devergreen.c2326 struct drm_display_mode *mode0 = NULL; local
2341 mode0 = &rdev->mode_info.crtcs[i]->base.mode;
2343 lb_size = evergreen_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i], mode0, mode1);
2345 lb_size = evergreen_line_buffer_adjust(rdev, rdev->mode_info.crtcs[i+1], mode1, mode0);
/linux-master/drivers/rtc/
H A Drtc-pcf85063.c269 s8 mode0, mode1, reg; local
277 mode0 = DIV_ROUND_CLOSEST(offset, PCF85063_OFFSET_STEP0);
280 error0 = abs(offset - (mode0 * PCF85063_OFFSET_STEP0));
283 reg = mode0 & ~PCF85063_OFFSET_MODE;
/linux-master/drivers/block/
H A Dswim.c229 swim_write(base, mode0, 0xf8);
312 swim_write(base, mode0, EXTERNAL_DRIVE); /* clear drive 1 bit */
315 swim_write(base, mode0, INTERNAL_DRIVE); /* clear drive 0 bit */
471 swim_write(base, mode0, side);
485 swim_write(base, mode0, MOTON);
/linux-master/arch/mips/include/asm/octeon/
H A Dcvmx-pko-defs.h1945 uint64_t mode0:3; member in struct:cvmx_pko_reg_gmx_port_mode::cvmx_pko_reg_gmx_port_mode_s
1947 uint64_t mode0:3;
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v6_0.c1079 struct drm_display_mode *mode0 = NULL; local
1094 mode0 = &adev->mode_info.crtcs[i]->base.mode;
1096 lb_size = dce_v6_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i], mode0, mode1);
1098 lb_size = dce_v6_0_line_buffer_adjust(adev, adev->mode_info.crtcs[i+1], mode1, mode0);

Completed in 253 milliseconds