Searched refs:mmUVD_MPC_CNTL_BASE_IDX (Results 1 - 4 of 4) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_5_offset.h758 #define mmUVD_MPC_CNTL_BASE_IDX 1 macro
H A Dvcn_3_0_0_offset.h1138 #define mmUVD_MPC_CNTL_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h593 #define mmUVD_MPC_CNTL_BASE_IDX 1 macro
H A Dvcn_1_0_offset.h345 #define mmUVD_MPC_CNTL_BASE_IDX 1 macro

Completed in 167 milliseconds