Searched refs:mmMP1_SMN_C2PMSG_53_BASE_IDX (Results 1 - 7 of 7) sorted by relevance

/linux-master/drivers/gpu/drm/amd/include/asic_reg/mp/
H A Dmp_9_0_offset.h237 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
H A Dmp_10_0_offset.h225 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
H A Dmp_12_0_0_offset.h225 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
H A Dmp_11_0_8_offset.h225 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
H A Dmp_11_0_offset.h227 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
H A Dmp_11_5_0_offset.h225 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_0_ppt.c86 #define mmMP1_SMN_C2PMSG_53_BASE_IDX 0 macro

Completed in 130 milliseconds