Searched refs:dcc (Results 1 - 25 of 43) sorted by relevance

12

/linux-master/fs/f2fs/
H A Dsegment.c943 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
949 pend_list = &dcc->pend_list[plist_idx(len)];
965 atomic_inc(&dcc->discard_cmd_cnt);
966 dcc->undiscard_blks += len;
974 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
975 struct rb_node *cur = rb_first_cached(&dcc->root), *next;
1002 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1003 struct rb_node *node = dcc->root.rb_root.rb_node;
1076 static void __detach_discard_cmd(struct discard_cmd_control *dcc, argument
1080 atomic_sub(dc->queued, &dcc
1094 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1166 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1219 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1259 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1376 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1404 __relocate_discard_cmd(struct discard_cmd_control *dcc, struct discard_cmd *dc) argument
1413 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1450 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1568 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1623 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1695 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1723 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1744 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1802 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1846 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1866 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1888 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
2149 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
2259 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
2283 struct discard_cmd_control *dcc; local
2339 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
3220 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
[all...]
H A Dsegment.h935 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
942 mutex_lock(&dcc->cmd_lock);
944 if (i + 1 < dcc->discard_granularity)
946 if (!list_empty(&dcc->pend_list[i])) {
951 mutex_unlock(&dcc->cmd_lock);
955 dcc->discard_wake = true;
956 wake_up_interruptible_all(&dcc->discard_wait_queue);
H A Dsysfs.c1462 struct discard_cmd_control *dcc = SM_I(sbi)->dcc_info; local
1469 if (dcc) {
1470 mutex_lock(&dcc->cmd_lock);
1478 pend_list = &dcc->pend_list[i];
1489 mutex_unlock(&dcc->cmd_lock);
/linux-master/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_hubp.c48 struct dc_plane_dcc_param *dcc,
52 hubp1_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks);
54 hubp1_program_size(hubp, format, plane_size, dcc);
42 hubp201_program_surface_config( struct hubp *hubp, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror, unsigned int compat_level) argument
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_plane.h49 struct dc_plane_dcc_param *dcc,
H A Damdgpu_dm_plane.c265 const struct dc_plane_dcc_param *dcc,
276 if (!dcc->enable)
299 if (dcc->independent_64b_blks == 0 &&
312 struct dc_plane_dcc_param *dcc,
327 dcc->enable = 1;
328 dcc->meta_pitch = afb->base.pitches[1];
329 dcc->independent_64b_blks = independent_64b_blks;
332 dcc->dcc_ind_blk = hubp_ind_block_64b_no_128bcl;
334 dcc->dcc_ind_blk = hubp_ind_block_128b;
336 dcc
261 amdgpu_dm_plane_validate_dcc(struct amdgpu_device *adev, const enum surface_pixel_format format, const enum dc_rotation_angle rotation, const union dc_tiling_info *tiling_info, const struct dc_plane_dcc_param *dcc, const struct dc_plane_address *address, const struct plane_size *plane_size) argument
306 amdgpu_dm_plane_fill_gfx9_plane_attributes_from_modifiers(struct amdgpu_device *adev, const struct amdgpu_framebuffer *afb, const enum surface_pixel_format format, const enum dc_rotation_angle rotation, const struct plane_size *plane_size, union dc_tiling_info *tiling_info, struct dc_plane_dcc_param *dcc, struct dc_plane_address *address, const bool force_disable_dcc) argument
759 amdgpu_dm_plane_fill_plane_buffer_attributes(struct amdgpu_device *adev, const struct amdgpu_framebuffer *afb, const enum surface_pixel_format format, const enum dc_rotation_angle rotation, const uint64_t tiling_flags, union dc_tiling_info *tiling_info, struct plane_size *plane_size, struct dc_plane_dcc_param *dcc, struct dc_plane_address *address, bool tmz_surface, bool force_disable_dcc) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/dcn35/
H A Ddcn35_hubp.h71 struct dc_plane_dcc_param *dcc,
H A Ddcn35_hubp.c178 struct dc_plane_dcc_param *dcc,
184 hubp3_dcc_control_sienna_cichlid(hubp, dcc);
186 hubp2_program_size(hubp, format, plane_size, dcc);
172 hubp35_program_surface_config( struct hubp *hubp, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror, unsigned int compat_level) argument
/linux-master/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_hubp.c351 struct dc_plane_dcc_param *dcc)
356 PRIMARY_SURFACE_DCC_EN, dcc->enable,
357 PRIMARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk,
358 PRIMARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c,
359 SECONDARY_SURFACE_DCC_EN, dcc->enable,
360 SECONDARY_SURFACE_DCC_IND_BLK, dcc->dcc_ind_blk,
361 SECONDARY_SURFACE_DCC_IND_BLK_C, dcc->dcc_ind_blk_c);
401 struct dc_plane_dcc_param *dcc,
407 hubp3_dcc_control_sienna_cichlid(hubp, dcc);
409 hubp2_program_size(hubp, format, plane_size, dcc);
350 hubp3_dcc_control_sienna_cichlid(struct hubp *hubp, struct dc_plane_dcc_param *dcc) argument
395 hubp3_program_surface_config( struct hubp *hubp, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror, unsigned int compat_level) argument
[all...]
H A Ddcn30_hubp.h270 struct dc_plane_dcc_param *dcc,
290 struct dc_plane_dcc_param *dcc);
/linux-master/drivers/bus/
H A Dvexpress-config.c108 u32 *position, u32 *dcc)
116 vexpress_config_find_prop(node, "arm,vexpress,dcc", dcc);
257 u32 site, position, dcc; local
261 &position, &dcc);
301 func, site, position, dcc,
304 func->template[i] = SYS_CFGCTRL_DCC(dcc);
107 vexpress_config_get_topo(struct device_node *node, u32 *site, u32 *position, u32 *dcc) argument
/linux-master/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dmem_input.h161 struct dc_plane_dcc_param *dcc,
H A Dhubp.h152 struct dc_plane_dcc_param *dcc,
/linux-master/drivers/tty/hvc/
H A Dhvc_dcc.c14 #include <asm/dcc.h>
63 EARLYCON_DECLARE(dcc, dcc_early_console_setup);
/linux-master/drivers/gpu/drm/i915/gt/
H A Dintel_ggtt_fencing.c668 u32 dcc = intel_uncore_read(uncore, DCC); local
679 switch (dcc & DCC_ADDRESSING_MODE_MASK) {
686 if (dcc & DCC_CHANNEL_XOR_DISABLE) {
693 } else if ((dcc & DCC_CHANNEL_XOR_BIT_17) == 0) {
712 if (dcc == 0xffffffff) {
/linux-master/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hubp.c167 struct dc_plane_dcc_param *dcc)
180 meta_pitch = dcc->meta_pitch - 1;
182 meta_pitch_c = dcc->meta_pitch_c - 1;
185 meta_pitch = dcc->meta_pitch - 1;
190 if (!dcc->enable) {
541 struct dc_plane_dcc_param *dcc,
545 hubp1_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks);
547 hubp1_program_size(hubp, format, plane_size, dcc);
163 hubp1_program_size( struct hubp *hubp, enum surface_pixel_format format, const struct plane_size *plane_size, struct dc_plane_dcc_param *dcc) argument
535 hubp1_program_surface_config( struct hubp *hubp, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror, unsigned int compat_level) argument
/linux-master/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_hubp.c332 struct dc_plane_dcc_param *dcc)
350 meta_pitch = dcc->meta_pitch - 1;
352 meta_pitch_c = dcc->meta_pitch_c - 1;
355 meta_pitch = dcc->meta_pitch - 1;
360 if (!dcc->enable) {
542 struct dc_plane_dcc_param *dcc,
548 hubp2_dcc_control(hubp, dcc->enable, dcc->independent_64b_blks);
550 hubp2_program_size(hubp, format, plane_size, dcc);
328 hubp2_program_size( struct hubp *hubp, enum surface_pixel_format format, const struct plane_size *plane_size, struct dc_plane_dcc_param *dcc) argument
536 hubp2_program_surface_config( struct hubp *hubp, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror, unsigned int compat_level) argument
H A Ddcn20_hubp.h328 struct dc_plane_dcc_param *dcc);
345 struct dc_plane_dcc_param *dcc,
/linux-master/drivers/s390/cio/
H A Dqdio_main.c726 int dstat, int dcc)
734 if (dcc == 1)
754 int cstat, dstat, rc, dcc; local
774 dcc = scsw_cmd_is_valid_cc(&irb->scsw) ? irb->scsw.cmd.cc : 0;
779 rc = qdio_establish_handle_irq(irq_ptr, cstat, dstat, dcc);
793 else if (dcc == 1)
725 qdio_establish_handle_irq(struct qdio_irq *irq_ptr, int cstat, int dstat, int dcc) argument
/linux-master/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_mall_phantom.c86 if (pipe->plane_state->dcc.enable)
765 memcpy(&phantom_plane->dcc, &curr_pipe->plane_state->dcc, sizeof(phantom_plane->dcc));
/linux-master/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_lib.c184 dml_print("DML PARAMS: dcc = %d\n", pipe_src->dcc);
H A Ddisplay_mode_structs.h386 unsigned char dcc; member in struct:_vcs_dpi_display_pipe_source_params_st
/linux-master/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_debug.c159 "plane_state->dcc.enable = %d;\n"
166 plane_state->dcc.enable,
/linux-master/fs/ext4/
H A Dballoc.c625 struct percpu_counter *dcc = &sbi->s_dirtyclusters_counter; local
628 dirty_clusters = percpu_counter_read_positive(dcc);
641 dirty_clusters = percpu_counter_sum_positive(dcc);
/linux-master/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_mem_input.c636 struct dc_plane_dcc_param *dcc,
657 struct dc_plane_dcc_param *dcc,
630 dce_mi_program_surface_config( struct mem_input *mi, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror) argument
651 dce60_mi_program_surface_config( struct mem_input *mi, enum surface_pixel_format format, union dc_tiling_info *tiling_info, struct plane_size *plane_size, enum dc_rotation_angle rotation, struct dc_plane_dcc_param *dcc, bool horizontal_mirror) argument

Completed in 508 milliseconds

12