/linux-master/tools/perf/util/ |
H A D | cacheline.c | 6 #define cache_line_size(cacheline_sizep) *cacheline_sizep = sysconf(_SC_LEVEL1_DCACHE_LINESIZE) macro 10 static void cache_line_size(int *cacheline_sizep) function 22 cache_line_size(&size);
|
/linux-master/drivers/gpu/drm/amd/amdkfd/ |
H A D | kfd_crat.c | 58 .cache_line_size = 64, 68 .cache_line_size = 64, 78 .cache_line_size = 64, 94 .cache_line_size = 64, 104 .cache_line_size = 64, 114 .cache_line_size = 64, 144 .cache_line_size = 64, 154 .cache_line_size = 64, 164 .cache_line_size = 64, 174 .cache_line_size [all...] |
H A D | kfd_crat.h | 170 uint16_t cache_line_size; member in struct:crat_subtype_cache 306 uint32_t cache_line_size; member in struct:kfd_gpu_cache_info
|
/linux-master/arch/mips/mm/ |
H A D | page.c | 87 static int cache_line_size; variable 88 #define cache_line_mask() (cache_line_size - 1) 136 cache_line_size = cpu_dcache_line_size(); 205 cache_line_size = cpu_scache_line_size(); 207 cache_line_size = cpu_dcache_line_size(); 214 max(cache_line_size >> 1, 217 max(cache_line_size >> 1, 238 } else if (cache_line_size == (half_clear_loop_size << 1)) { 299 off = cache_line_size ? min(8, pref_bias_clear_store / cache_line_size) [all...] |
/linux-master/arch/arm64/include/asm/ |
H A D | cache.h | 86 int cache_line_size(void); 88 #define dma_get_cache_alignment cache_line_size
|
/linux-master/arch/arm64/kernel/ |
H A D | cacheinfo.c | 15 int cache_line_size(void) function 22 EXPORT_SYMBOL_GPL(cache_line_size); variable
|
/linux-master/drivers/net/ethernet/mellanox/mlx5/core/ |
H A D | alloc.c | 136 u32 db_per_page = PAGE_SIZE / cache_line_size(); 165 u32 db_per_page = PAGE_SIZE / cache_line_size(); 177 offset = db->index * cache_line_size(); 218 u32 db_per_page = PAGE_SIZE / cache_line_size();
|
/linux-master/include/linux/ |
H A D | cache.h | 85 #define cache_line_size() L1_CACHE_BYTES macro
|
H A D | pci-epf.h | 39 * @cache_line_size: specifies the system cacheline size in units of DWORDs 51 u8 cache_line_size; member in struct:pci_epf_header
|
/linux-master/arch/um/include/asm/ |
H A D | processor-generic.h | 95 #define cache_line_size() (boot_cpu_data.cache_alignment) macro
|
/linux-master/arch/arc/include/asm/ |
H A D | cache.h | 51 #define cache_line_size() SMP_CACHE_BYTES macro
|
/linux-master/drivers/s390/cio/ |
H A D | airq.c | 141 if ((cache_line_size() * BITS_PER_BYTE) < bits 308 cache_line_size(), 309 cache_line_size(), PAGE_SIZE);
|
/linux-master/drivers/pci/ |
H A D | pci-bridge-emul.h | 14 u8 cache_line_size; member in struct:pci_bridge_emul_conf
|
H A D | pci-acpi.c | 125 u8 cache_line_size; /* Not applicable to PCIe */ member in struct:hpx_type0 133 .cache_line_size = 8, 152 pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, hpx->cache_line_size); 187 hpx0->cache_line_size = fields[2].integer.value; 731 hpx0.cache_line_size = fields[0].integer.value;
|
H A D | pci-bridge-emul.c | 356 bridge->conf.cache_line_size = 0x10;
|
/linux-master/drivers/scsi/cxlflash/ |
H A D | common.h | 173 } __aligned(cache_line_size()); 228 } __aligned(cache_line_size());
|
H A D | sislite.h | 480 char carea[cache_line_size()]; /* 128B each */
|
/linux-master/drivers/infiniband/sw/rxe/ |
H A D | rxe_queue.c | 77 if (elem_size < cache_line_size()) 78 elem_size = cache_line_size();
|
/linux-master/tools/virtio/ringtest/ |
H A D | ptr_ring.c | 14 #define cache_line_size() SMP_CACHE_BYTES macro
|
/linux-master/drivers/infiniband/hw/hfi1/ |
H A D | mmu_rb.c | 51 free_ptr = kzalloc(sizeof(*h) + cache_line_size() - 1, GFP_KERNEL); 55 h = PTR_ALIGN(free_ptr, cache_line_size());
|
/linux-master/drivers/pci/endpoint/ |
H A D | pci-ep-cfs.c | 429 PCI_EPF_HEADER_R(cache_line_size) 430 PCI_EPF_HEADER_W_u8(cache_line_size) 447 CONFIGFS_ATTR(pci_epf_, cache_line_size);
|
/linux-master/arch/powerpc/kernel/ |
H A D | eeh_pe.c | 54 alloc_size = ALIGN(alloc_size, cache_line_size()); 69 cache_line_size());
|
/linux-master/include/uapi/rdma/ |
H A D | mlx5-abi.h | 139 __u32 cache_line_size; member in struct:mlx5_ib_alloc_ucontext_resp
|
/linux-master/drivers/staging/vc04_services/interface/vchiq_arm/ |
H A D | vchiq_arm.c | 75 const unsigned int cache_line_size; member in struct:vchiq_drvdata 80 .cache_line_size = 32, 84 .cache_line_size = 64, 487 g_cache_line_size = drvdata->cache_line_size;
|
/linux-master/block/ |
H A D | blk-flush.c | 490 rq_sz = round_up(rq_sz + cmd_size, cache_line_size());
|