Searched refs:_reg (Results 1 - 25 of 167) sorted by relevance

1234567

/linux-master/arch/mips/include/asm/mach-pic32/
H A Dpic32.h14 #define PIC32_CLR(_reg) ((_reg) + 0x04)
15 #define PIC32_SET(_reg) ((_reg) + 0x08)
16 #define PIC32_INV(_reg) ((_reg) + 0x0C)
/linux-master/drivers/clk/sprd/
H A Dgate.h31 #define SPRD_SC_GATE_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, \
41 .reg = _reg, \
47 #define SPRD_SC_GATE_CLK_OPS_UDELAY(_struct, _name, _parent, _reg, \
50 SPRD_SC_GATE_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, \
54 #define SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg, _sc_offset, \
56 SPRD_SC_GATE_CLK_OPS_UDELAY(_struct, _name, _parent, _reg, \
60 #define SPRD_SC_GATE_CLK(_struct, _name, _parent, _reg, _sc_offset, \
62 SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg, _sc_offset, \
66 #define SPRD_GATE_CLK(_struct, _name, _parent, _reg, \
68 SPRD_SC_GATE_CLK_OPS(_struct, _name, _parent, _reg,
[all...]
H A Dcomposite.h21 #define SPRD_COMP_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _table, \
29 .reg = _reg, \
35 #define SPRD_COMP_CLK_TABLE(_struct, _name, _parent, _reg, _table, \
37 SPRD_COMP_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _table, \
41 #define SPRD_COMP_CLK(_struct, _name, _parent, _reg, _mshift, \
43 SPRD_COMP_CLK_TABLE(_struct, _name, _parent, _reg, NULL, \
46 #define SPRD_COMP_CLK_DATA_TABLE(_struct, _name, _parent, _reg, _table, \
49 SPRD_COMP_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _table, \
54 #define SPRD_COMP_CLK_DATA(_struct, _name, _parent, _reg, _mshift, \
56 SPRD_COMP_CLK_DATA_TABLE(_struct, _name, _parent, _reg, NUL
[all...]
H A Dmux.h40 _reg, _shift, _width, _flags, _fn) \
45 .reg = _reg, \
52 _reg, _shift, _width, _flags) \
54 _reg, _shift, _width, _flags, \
57 #define SPRD_MUX_CLK(_struct, _name, _parents, _reg, \
60 _reg, _shift, _width, _flags)
63 _reg, _shift, _width, _flags) \
65 _reg, _shift, _width, _flags, \
68 #define SPRD_MUX_CLK_DATA(_struct, _name, _parents, _reg, \
71 _reg, _shif
[all...]
H A Dpll.h64 #define SPRD_PLL_HW_INIT_FN(_struct, _name, _parent, _reg, \
79 .reg = _reg, \
85 #define SPRD_PLL_WITH_ITABLE_K_FVCO(_struct, _name, _parent, _reg, \
88 SPRD_PLL_HW_INIT_FN(_struct, _name, _parent, _reg, _regs_num, \
92 #define SPRD_PLL_WITH_ITABLE_K(_struct, _name, _parent, _reg, \
95 SPRD_PLL_WITH_ITABLE_K_FVCO(_struct, _name, _parent, _reg, \
99 #define SPRD_PLL_WITH_ITABLE_1K(_struct, _name, _parent, _reg, \
101 SPRD_PLL_WITH_ITABLE_K_FVCO(_struct, _name, _parent, _reg, \
105 #define SPRD_PLL_FW_NAME(_struct, _name, _parent, _reg, _regs_num, \
108 SPRD_PLL_HW_INIT_FN(_struct, _name, _parent, _reg, _regs_nu
[all...]
H A Ddiv.h40 #define SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _offset, \
46 .reg = _reg, \
52 #define SPRD_DIV_CLK(_struct, _name, _parent, _reg, \
54 SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, 0x0, \
57 #define SPRD_DIV_CLK_FW_NAME(_struct, _name, _parent, _reg, \
59 SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, 0x0, \
62 #define SPRD_DIV_CLK_HW(_struct, _name, _parent, _reg, \
64 SPRD_DIV_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, 0x0, \
/linux-master/drivers/clk/sunxi-ng/
H A Dccu_gate.h19 #define SUNXI_CCU_GATE(_struct, _name, _parent, _reg, _gate, _flags) \
23 .reg = _reg, \
31 #define SUNXI_CCU_GATE_HW(_struct, _name, _parent, _reg, _gate, _flags) \
35 .reg = _reg, \
43 #define SUNXI_CCU_GATE_FW(_struct, _name, _parent, _reg, _gate, _flags) \
47 .reg = _reg, \
59 #define SUNXI_CCU_GATE_HWS(_struct, _name, _parent, _reg, _gate, _flags) \
63 .reg = _reg, \
71 #define SUNXI_CCU_GATE_HWS_WITH_PREDIV(_struct, _name, _parent, _reg, \
76 .reg = _reg, \
[all...]
H A Dccu_div.h87 #define SUNXI_CCU_DIV_TABLE_WITH_GATE(_struct, _name, _parent, _reg, \
95 .reg = _reg, \
104 #define SUNXI_CCU_DIV_TABLE(_struct, _name, _parent, _reg, \
107 SUNXI_CCU_DIV_TABLE_WITH_GATE(_struct, _name, _parent, _reg, \
111 #define SUNXI_CCU_DIV_TABLE_HW(_struct, _name, _parent, _reg, \
118 .reg = _reg, \
129 _reg, \
138 .reg = _reg, \
148 _reg, \
157 .reg = _reg, \
[all...]
H A Dccu_mux.h50 _reg, _shift, _width, _gate, \
56 .reg = _reg, \
66 _table, _reg, _shift, \
69 _table, _reg, _shift, \
74 _reg, _shift, _width, _gate, \
77 _table, _reg, _shift, \
80 #define SUNXI_CCU_MUX_WITH_GATE(_struct, _name, _parents, _reg, \
83 _reg, _shift, _width, _gate, \
86 #define SUNXI_CCU_MUX(_struct, _name, _parents, _reg, _shift, _width, \
89 _reg, _shif
[all...]
H A Dccu_mp.h34 #define SUNXI_CCU_MP_WITH_MUX_GATE_POSTDIV(_struct, _name, _parents, _reg, \
46 .reg = _reg, \
55 #define SUNXI_CCU_MP_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
66 .reg = _reg, \
74 #define SUNXI_CCU_MP_WITH_MUX(_struct, _name, _parents, _reg, \
79 SUNXI_CCU_MP_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
85 #define SUNXI_CCU_MP_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
96 .reg = _reg, \
104 #define SUNXI_CCU_MP_DATA_WITH_MUX(_struct, _name, _parents, _reg, \
109 SUNXI_CCU_MP_DATA_WITH_MUX_GATE(_struct, _name, _parents, _reg, \
[all...]
H A Dccu_phase.h20 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \
25 .reg = _reg, \
H A Dccu_nkm.h34 #define SUNXI_CCU_NKM_WITH_MUX_GATE_LOCK(_struct, _name, _parents, _reg, \
48 .reg = _reg, \
56 #define SUNXI_CCU_NKM_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \
68 .reg = _reg, \
H A Dccu_nm.h38 #define SUNXI_CCU_NM_WITH_SDM_GATE_LOCK(_struct, _name, _parent, _reg, \
52 .reg = _reg, \
61 #define SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(_struct, _name, _parent, _reg, \
76 .reg = _reg, \
86 _reg, _min_rate, \
102 .reg = _reg, \
112 _parent, _reg, \
132 .reg = _reg, \
142 _parent, _reg, \
151 _parent, _reg, \
[all...]
/linux-master/drivers/regulator/
H A Dmc13xxx.h55 #define MC13xxx_DEFINE(prefix, _name, _node, _reg, _vsel_reg, _voltages, _ops) \
66 .reg = prefix ## _reg, \
67 .enable_bit = prefix ## _reg ## _ ## _name ## EN, \
73 #define MC13xxx_FIXED_DEFINE(prefix, _name, _node, _reg, _voltages, _ops) \
84 .reg = prefix ## _reg, \
85 .enable_bit = prefix ## _reg ## _ ## _name ## EN, \
88 #define MC13xxx_GPO_DEFINE(prefix, _name, _node, _reg, _voltages, _ops) \
99 .reg = prefix ## _reg, \
100 .enable_bit = prefix ## _reg ## _ ## _name ## EN, \
103 #define MC13xxx_DEFINE_SW(_name, _node, _reg, _vsel_re
[all...]
/linux-master/drivers/clk/actions/
H A Dowl-mux.h27 #define OWL_MUX_HW(_reg, _shift, _width) \
29 .reg = _reg, \
34 #define OWL_MUX(_struct, _name, _parents, _reg, \
37 .mux_hw = OWL_MUX_HW(_reg, _shift, _width), \
H A Dowl-gate.h27 #define OWL_GATE_HW(_reg, _bit_idx, _gate_flags) \
29 .reg = _reg, \
34 #define OWL_GATE(_struct, _name, _parent, _reg, \
37 .gate_hw = OWL_GATE_HW(_reg, _bit_idx, _gate_flags), \
47 #define OWL_GATE_NO_PARENT(_struct, _name, _reg, \
50 .gate_hw = OWL_GATE_HW(_reg, _bit_idx, _gate_flags), \
H A Dowl-pll.h41 #define OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
44 .reg = _reg, \
55 #define OWL_PLL(_struct, _name, _parent, _reg, _bfreq, _bit_idx, \
58 .pll_hw = OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
70 #define OWL_PLL_NO_PARENT(_struct, _name, _reg, _bfreq, _bit_idx, \
73 .pll_hw = OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
84 #define OWL_PLL_NO_PARENT_DELAY(_struct, _name, _reg, _bfreq, _bit_idx, \
88 .pll_hw = OWL_PLL_HW(_reg, _bfreq, _bit_idx, _shift, \
H A Dowl-factor.h35 #define OWL_FACTOR_HW(_reg, _shift, _width, _fct_flags, _table) \
37 .reg = _reg, \
44 #define OWL_FACTOR(_struct, _name, _parent, _reg, \
47 .factor_hw = OWL_FACTOR_HW(_reg, _shift, \
H A Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \
31 .reg = _reg, \
38 #define OWL_DIVIDER(_struct, _name, _parent, _reg, \
41 .div_hw = OWL_DIVIDER_HW(_reg, _shift, _width, \
/linux-master/drivers/net/ethernet/amd/xgbe/
H A Dxgbe-common.h1502 #define XGMAC_IOREAD(_pdata, _reg) \
1503 ioread32((_pdata)->xgmac_regs + _reg)
1505 #define XGMAC_IOREAD_BITS(_pdata, _reg, _field) \
1506 GET_BITS(XGMAC_IOREAD((_pdata), _reg), \
1507 _reg##_##_field##_INDEX, \
1508 _reg##_##_field##_WIDTH)
1510 #define XGMAC_IOWRITE(_pdata, _reg, _val) \
1511 iowrite32((_val), (_pdata)->xgmac_regs + _reg)
1513 #define XGMAC_IOWRITE_BITS(_pdata, _reg, _field, _val) \
1515 u32 reg_val = XGMAC_IOREAD((_pdata), _reg); \
[all...]
/linux-master/drivers/clk/pistachio/
H A Dclk.h19 #define GATE(_id, _name, _pname, _reg, _shift) \
22 .reg = _reg, \
39 #define MUX(_id, _name, _pnames, _reg, _shift) \
42 .reg = _reg, \
59 #define DIV(_id, _name, _pname, _reg, _width) \
62 .reg = _reg, \
69 #define DIV_F(_id, _name, _pname, _reg, _width, _div_flags) \
72 .reg = _reg, \
119 #define PLL(_id, _name, _pname, _type, _reg, _rates) \
122 .reg_base = _reg, \
[all...]
/linux-master/drivers/clk/meson/
H A Dclk-regmap.h117 #define __MESON_PCLK(_name, _reg, _bit, _ops, _pname) \
120 .offset = (_reg), \
132 #define MESON_PCLK(_name, _reg, _bit, _pname) \
133 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ops, _pname)
135 #define MESON_PCLK_RO(_name, _reg, _bit, _pname) \
136 __MESON_PCLK(_name, _reg, _bit, &clk_regmap_gate_ro_ops, _pname)
/linux-master/tools/testing/selftests/powerpc/mm/
H A Dlarge_vm_gpr_corruption.c54 #define CHECK_REG(_reg) \
55 if (_reg != _reg##_orig) { \
56 printf(str(_reg) " corrupted! Expected 0x%lx != 0x%lx\n", _reg##_orig, \
57 _reg); \
/linux-master/drivers/clk/x86/
H A Dclk-cgu.h118 _reg, _type) \
125 .reg = _reg, \
146 #define LGM_DDIV(_id, _name, _pname, _flags, _reg, \
157 .reg = _reg, \
203 #define LGM_MUX(_id, _name, _pdata, _f, _reg, \
212 .mux_off = _reg, \
219 #define LGM_DIV(_id, _name, _pname, _f, _reg, _shift, _width, \
231 .div_off = _reg, \
241 #define LGM_GATE(_id, _name, _pname, _f, _reg, \
253 .gate_off = _reg, \
[all...]
/linux-master/drivers/media/tuners/
H A Dmc44s803_priv.h179 #define MC44S803_REG_SM(_val, _reg) \
180 (((_val) << _reg##_S) & (_reg))
183 #define MC44S803_REG_MS(_val, _reg) \
184 (((_val) & (_reg)) >> _reg##_S)

Completed in 335 milliseconds

1234567