Searched refs:WritebackAllowDRAMClockChangeEndPosition (Results 1 - 8 of 8) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h1016 bool WritebackAllowDRAMClockChangeEndPosition[DC__NUM_DPP__MAX]; member in struct:vba_vars_st
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c362 wb_arb_params->dram_speed_change_duration = dml->vba.WritebackAllowDRAMClockChangeEndPosition[cur_pipe] * pipes[0].clks_cfg.refclk_mhz; /* num_clock_cycles = us * MHz */
H A Ddisplay_mode_vba_30.c2812 v->WritebackAllowDRAMClockChangeEndPosition[k] = dml_max(0,
2815 v->WritebackAllowDRAMClockChangeEndPosition[k] = 0;
/linux-master/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core_structs.h1197 dml_float_t WritebackAllowDRAMClockChangeEndPosition[__DML_NUM_PLANES__]; member in struct:mode_program_st
H A Ddisplay_mode_core.c9470 locals->WritebackAllowDRAMClockChangeEndPosition[k] = dml_max(0, locals->VStartupMin[k] * mode_lib->ms.cache_display_cfg.timing.HTotal[k] /
9475 locals->WritebackAllowDRAMClockChangeEndPosition[k] = 0;
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c1237 v->WritebackAllowDRAMClockChangeEndPosition[k] = dml_max(0,
1244 v->WritebackAllowDRAMClockChangeEndPosition[k] = 0;
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c2974 v->WritebackAllowDRAMClockChangeEndPosition[k] = dml_max(
2978 v->WritebackAllowDRAMClockChangeEndPosition[k] = 0;
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c2996 v->WritebackAllowDRAMClockChangeEndPosition[k] = dml_max(
3000 v->WritebackAllowDRAMClockChangeEndPosition[k] = 0;

Completed in 463 milliseconds