Searched refs:UTMIP_PLL_CFG1_ENABLE_DLY_COUNT (Results 1 - 2 of 2) sorted by relevance

/linux-master/drivers/clk/tegra/
H A Dclk-pll.c185 #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27) macro
1176 value &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0);
1177 value |= UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(params->enable_delay_count);
1799 value &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0);
1800 value |= UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(params->enable_delay_count);
H A Dclk-tegra210.c171 #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 27) macro
2838 reg &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0);
2840 UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(utmi_parameters[i].enable_delay_count);

Completed in 127 milliseconds