Searched refs:RNG_CTL_LFSR (Results 1 - 2 of 2) sorted by relevance

/linux-master/drivers/char/hw_random/
H A Dn2rng.h21 #define RNG_CTL_LFSR 0x0000000000000008ULL /* Use LFSR or plain shift */ macro
H A Dn2-drv.c53 * In normal operating mode (RNG_CTL_LFSR is set), the chip implements
64 * The standard setting is to have the mode bit (RNG_CTL_LFSR) set,
314 RNG_CTL_LFSR);
336 RNG_CTL_LFSR);
568 base3 = base | RNG_CTL_LFSR |
573 base3 = base | RNG_CTL_LFSR |
578 base3 = base | RNG_CTL_LFSR |
629 RNG_CTL_LFSR);
634 RNG_CTL_LFSR);

Completed in 177 milliseconds