Searched refs:REG_MPLS_BIT0 (Results 1 - 1 of 1) sorted by relevance

/linux-master/drivers/net/ethernet/chelsio/cxgb/
H A Dvsc7326_reg.h38 #define REG_MPLS_BIT0 CRA(0x7,0x1,0x08) /* MPLS bit0 position */ macro

Completed in 128 milliseconds