Searched refs:PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT6_MT_STAT_E5 (Results 1 - 1 of 1) sorted by path
| /freebsd-11-stable/sys/dev/qlnx/qlnxe/ | ||
| H A D | reg_addr.h | 2891 #define PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT6_MT_STAT_E5 (0x7<<19) // Margin type (status) for this lane. macro [all...] |
Completed in 1238 milliseconds