Searched refs:LYNX_28G_PLLnCR1_FRATE_SEL (Results 1 - 1 of 1) sorted by relevance

/linux-master/drivers/phy/freescale/
H A Dphy-fsl-lynx-28g.c40 #define LYNX_28G_PLLnCR1_FRATE_SEL(cr1) (((cr1) & GENMASK(28, 24))) macro
198 switch (LYNX_28G_PLLnCR1_FRATE_SEL(pll->cr1)) {
489 switch (LYNX_28G_PLLnCR1_FRATE_SEL(pll->cr1)) {

Completed in 201 milliseconds