Searched refs:L4_0_WB (Results 1 - 2 of 2) sorted by relevance

/linux-master/drivers/gpu/drm/xe/
H A Dxe_mocs.c101 #define L4_0_WB REG_FIELD_PREP(L4_CACHE_POLICY_MASK, 0) macro
362 MOCS_ENTRY(2, IG_PAT | XE2_L3_3_UC | L4_0_WB, 0),
366 MOCS_ENTRY(4, IG_PAT | XE2_L3_0_WB | L4_0_WB, 0),
/linux-master/drivers/gpu/drm/i915/gt/
H A Dintel_mocs.c82 #define L4_0_WB _L4_CACHEABILITY(0) macro

Completed in 83 milliseconds