Searched refs:HHI_HDMI_CLK_CNTL (Results 1 - 8 of 8) sorted by relevance
| /linux-master/drivers/clk/meson/ |
| H A D | meson8b.h | 45 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
|
| H A D | gxbb.h | 57 #define HHI_HDMI_CLK_CNTL 0x1CC /* 0x73 offset in data sheet */ macro
|
| H A D | g12a.h | 75 #define HHI_HDMI_CLK_CNTL 0x1CC macro
|
| H A D | gxbb.c | 2319 .offset = HHI_HDMI_CLK_CNTL,
2414 .offset = HHI_HDMI_CLK_CNTL,
2430 .offset = HHI_HDMI_CLK_CNTL,
2445 .offset = HHI_HDMI_CLK_CNTL,
|
| H A D | meson8b.c | 1708 .offset = HHI_HDMI_CLK_CNTL,
1809 .offset = HHI_HDMI_CLK_CNTL,
1830 .offset = HHI_HDMI_CLK_CNTL,
1847 .offset = HHI_HDMI_CLK_CNTL,
|
| H A D | g12a.c | 3601 .offset = HHI_HDMI_CLK_CNTL,
3828 .offset = HHI_HDMI_CLK_CNTL,
3844 .offset = HHI_HDMI_CLK_CNTL,
3859 .offset = HHI_HDMI_CLK_CNTL,
|
| /linux-master/drivers/gpu/drm/meson/ |
| H A D | meson_vclk.c | 89 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 offset in data sheet */ macro
817 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
819 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
821 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
898 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
907 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
916 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
925 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
934 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL,
|
| H A D | meson_dw_hdmi.c | 106 #define HHI_HDMI_CLK_CNTL 0x1cc /* 0x73 */ macro
617 regmap_update_bits(priv->hhi, HHI_HDMI_CLK_CNTL, 0xffff, 0x100);
|
Completed in 449 milliseconds