Searched refs:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD (Results 1 - 5 of 5) sorted by relevance
/linux-master/drivers/gpu/drm/amd/include/asic_reg/dce/ | ||
H A D | dce_11_0_enum.h | 2897 DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD= 0x4, enumerator in enum:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW |
H A D | dce_11_2_enum.h | 3334 DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD= 0x4, enumerator in enum:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW |
/linux-master/drivers/gpu/drm/amd/include/ | ||
H A D | vega10_enum.h | 8957 DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD = 0x00000004, enumerator in enum:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW |
H A D | navi10_enum.h | 7457 DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD = 0x00000004, enumerator in enum:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW |
H A D | soc21_enum.h | 7719 DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW__1TO32_PERIOD = 0x00000004, enumerator in enum:DP_AUX_DPHY_RX_CONTROL_RECEIVE_WINDOW |
Completed in 1171 milliseconds