Searched refs:DIV6_V (Results 1 - 5 of 5) sorted by relevance

/linux-master/arch/sh/kernel/cpu/sh4a/
H A Dclock-sh7722.c135 enum { DIV6_V, DIV6_NR }; enumerator in enum:__anon1100
138 [DIV6_V] = SH_CLK_DIV6(&pll_clk, VCLKCR, 0),
188 CLKDEV_CON_ID("video_clk", &div6_clks[DIV6_V]),
H A Dclock-sh7343.c119 enum { DIV6_V, DIV6_NR }; enumerator in enum:__anon1092
122 [DIV6_V] = SH_CLK_DIV6(&pll_clk, VCLKCR, 0),
203 CLKDEV_CON_ID("video_clk", &div6_clks[DIV6_V]),
H A Dclock-sh7366.c122 enum { DIV6_V, DIV6_NR }; enumerator in enum:__anon1095
125 [DIV6_V] = SH_CLK_DIV6(&pll_clk, VCLKCR, 0),
201 CLKDEV_CON_ID("video_clk", &div6_clks[DIV6_V]),
H A Dclock-sh7724.c161 enum { DIV6_V, DIV6_I, DIV6_S, DIV6_FA, DIV6_FB, DIV6_NR }; enumerator in enum:__anon1106
190 [DIV6_V] = SH_CLK_DIV6_EXT(VCLKCR, 0,
275 CLKDEV_CON_ID("video_clk", &div6_clks[DIV6_V]),
H A Dclock-sh7723.c135 enum { DIV6_V, DIV6_NR }; enumerator in enum:__anon1104
138 [DIV6_V] = SH_CLK_DIV6(&pll_clk, VCLKCR, 0),
213 CLKDEV_CON_ID("video_clk", &div6_clks[DIV6_V]),

Completed in 225 milliseconds