Searched refs:CHL_INT1 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/scsi/hisi_sas/
H A Dhisi_sas_v1_hw.c172 #define CHL_INT1 (PORT_BASE + 0x1b4) macro
1693 val = hisi_sas_phy_read32(hisi_hba, i, CHL_INT1);
1694 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1, val);
H A Dhisi_sas_v2_hw.c234 #define CHL_INT1 (PORT_BASE + 0x1b8) macro
1252 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1, 0xffffffff);
2881 CHL_INT1);
2901 CHL_INT1, irq_value1);
H A Dhisi_sas_v3_hw.c263 #define CHL_INT1 (PORT_BASE + 0x1b8) macro
679 hisi_sas_phy_write32(hisi_hba, i, CHL_INT1, 0xffffffff);
1769 u32 irq_value = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT1);
1792 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT1, irq_value);
2979 HISI_SAS_DEBUGFS_REG(CHL_INT1),

Completed in 138 milliseconds