Searched refs:CACHELINE_ALIGNED_DATA (Results 1 - 4 of 4) sorted by relevance

/linux-master/arch/mips/kernel/
H A Dvmlinux.lds.S96 CACHELINE_ALIGNED_DATA(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
/linux-master/arch/x86/kernel/
H A Dvmlinux.lds.S182 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux-master/arch/powerpc/kernel/
H A Dvmlinux.lds.S384 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux-master/include/asm-generic/
H A Dvmlinux.lds.h396 #define CACHELINE_ALIGNED_DATA(align) \ macro
1122 CACHELINE_ALIGNED_DATA(cacheline) \

Completed in 148 milliseconds