Searched refs:cs_mask0 (Results 1 - 1 of 1) sorted by relevance
| /u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_training_leveling.c | 818 u32 cs_mask0[MAX_INTERFACE_NUM] = { 0 }; local
879 CHECK_STATUS(ddr3_tip_write_mrs_cmd(dev_num, cs_mask0, MR_CMD1,
1008 CHECK_STATUS(ddr3_tip_write_mrs_cmd(dev_num, cs_mask0, MR_CMD1,
1012 CHECK_STATUS(ddr3_tip_write_mrs_cmd(dev_num, cs_mask0, MR_CMD1,
1018 (dev_num, cs_mask0, MR_CMD1, 0x0, 0x1080));
|
Completed in 31 milliseconds