Searched refs:bank_interleaving_ctrl (Results 1 - 1 of 1) sorted by relevance

/u-boot/drivers/ram/
H A Dmpc83xx_sdram.c341 timing_2t, bank_interleaving_ctrl, precharge_bit_8, half_strength, local
874 bank_interleaving_ctrl =
875 dev_read_u32_default(dev, "bank_interleaving_ctrl", 0);
876 switch (bank_interleaving_ctrl) {
881 debug("%s: bank_interleaving_ctrl value %d invalid.\n",
882 dev->name, bank_interleaving_ctrl);
928 bank_interleaving_ctrl << SDRAM_CFG_BA_INTLV_CTL_SHIFT |

Completed in 41 milliseconds