Searched refs:TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_SHIFT (Results 1 - 1 of 1) sorted by relevance

/u-boot/arch/arm/include/asm/arch-mx7/
H A Dcrm_regs.h1933 #define TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_SHIFT 5 macro
1934 #define TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x))<<TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_SHIFT))&TEMPMON_HW_ANADIG_TEMPSENSE_TRIM_SET_RSVD0_MASK)

Completed in 42 milliseconds