Searched refs:RX (Results 1 - 4 of 4) sorted by relevance
/u-boot/drivers/net/ |
H A D | fsl_enetc.c | 518 ENETC_BDR(RX, ENETC_RX_BDR_ID, ENETC_RBCIR); 520 ENETC_BDR(RX, ENETC_RX_BDR_ID, ENETC_RBPIR); 523 enetc_bdr_write(priv, RX, ENETC_RX_BDR_ID, ENETC_RBBAR0, 525 enetc_bdr_write(priv, RX, ENETC_RX_BDR_ID, ENETC_RBBAR1, 528 enetc_bdr_write(priv, RX, ENETC_RX_BDR_ID, ENETC_RBLENR, 531 enetc_bdr_write(priv, RX, ENETC_RX_BDR_ID, ENETC_RBBSR, PKTSIZE_ALIGN); 538 /* each RX buffer must be aligned to 64B */ 547 enetc_bdr_write(priv, RX, ENETC_RX_BDR_ID, ENETC_RBMR, ENETC_RBMR_EN); 555 * - setup TX/RX buffer descriptors
|
H A D | fsl_enetc.h | 32 enum enetc_bdr_type {TX, RX}; enumerator in enum:enetc_bdr_type
|
H A D | macb.c | 25 * configuration header. This way, the core allocates one RX buffer 279 #define RX 1 macro 433 macb_invalidate_ring_desc(macb, RX); 447 macb_flush_ring_desc(macb, RX); 461 macb_invalidate_ring_desc(macb, RX); 888 macb_flush_ring_desc(macb, RX); 976 /* Enable TX and RX */ 995 /* Disable TX and RX, and clear statistics */
|
/u-boot/drivers/usb/musb/ |
H A D | musb_udc.c | 92 RX, enumerator in enum:ep0_state_enum 98 "RX", 336 * This is the completion of the data OUT / RX 347 SET_EP0_STATE(RX); 434 * The RX routine will call ep0_recv_setup 448 * This is the completion of the data OUT / RX 627 if (RX == ep0_state) 722 /* Check for EP0: first bit indicates interrupt for both RX and TX */
|
Completed in 101 milliseconds