Searched refs:R8A77995_CLK_S3D2 (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro
/u-boot/drivers/clk/renesas/
H A Dr8a77995-cpg-mssr.c93 DEF_FIXED("s3d2", R8A77995_CLK_S3D2, CLK_S3, 2, 1),
161 DEF_MOD("ehci0", 703, R8A77995_CLK_S3D2),
162 DEF_MOD("hsusb", 704, R8A77995_CLK_S3D2),
170 DEF_MOD("etheravb", 812, R8A77995_CLK_S3D2),
179 DEF_MOD("can-fd", 914, R8A77995_CLK_S3D2),
184 DEF_MOD("i2c3", 928, R8A77995_CLK_S3D2),
185 DEF_MOD("i2c2", 929, R8A77995_CLK_S3D2),
186 DEF_MOD("i2c1", 930, R8A77995_CLK_S3D2),
187 DEF_MOD("i2c0", 931, R8A77995_CLK_S3D2),
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dr8a77995-cpg-mssr.h24 #define R8A77995_CLK_S3D2 13 macro

Completed in 230 milliseconds